

Features

- Qualified for Automotive Applications
 - AEC-Q100 Grade 1, T_A: -40°C to +125°C
 - Junction Temperature, T_J: −40°C to +150°C
- Input Voltage: 4 V to 42 V, with 45-V Transient
- Output Voltage:
 - Fixed 5 V and 3.3 V
- ±2% Output Accuracy over Line Regulation, Load Regulation, and Operating Temperature Range
- 300-mA Maximum Output Current
- Low Dropout Voltage: 500-mV Maximum at 300-mA Load Current
- Low Current Consumption:
 - 0.5-µA Typical Shutdown Current (EN = LOW)
 - 6-μA Typical Quiescent Current (nWDEN = V_{OUT})
- · Window and Standard Watchdog Configurable
 - Open/Closed Window Ratio 1:1 or 8:1 Configurable
 - Adjustable Watchdog Period from 10 ms to 2 s
 - Accurate Watchdog Period: ±10% Maximum when twp ≤ 500 ms
 - nWDEN Pin to Turn On or Turn Off the Watchdog Function
- Adjustable Power-Good Threshold
- Adjustable Power-Good Delay Period
- Stable with 4.7- μ F to 500- μ F Output Capacitor with ESR Range from 0.001 Ω to 20 Ω
- Integrated Protection:
 - Over-Current Protection
 - Over-Temperature Protection
- Package Option:
 - ETSSOP16

Applications

- · Automotive Clusters and Infotainment
- Automotive BCM and HVAC System
- Automotive Electric Gear Shifter
- · Automotive Battery Management System

Description

The TPL8536Q series comprises wide-input LDO products with an integrated watchdog timer, capable of delivering up to 300 mA. These devices can operate within a voltage range from 4 V to 42 V, with a maximum transient voltage of 45 V. Their ability to function reliably with a minimum voltage of 4 V makes them suitable for cold-crank and start-stop scenarios.

The TPL8536Q series offers 5-V and 3.3-V fixed output voltage options, with a maximum shutdown current of only 2 μ A. When the watchdog function is disabled, these devices have a low typical quiescent current of just 6 μ A.

The TPL8536Q series features the window watchdog and the standard watchdog with an accurate watchdog period. The watchdog period, the window ratio, and the power-good reset threshold are fully adjustable through external configuration. Furthermore, these devices include integrated over-current and over-temperature protection. In terms of output capacitors, the TPL8536Q series is compatible with a broad range from 4.7 μF to 500 μF with an ESR range spanning from 0.001 Ω to 20 Ω .

With the features above, the TPL8536Q series is an ideal power supply for microprocessors in a reliable system.

The TPL8536Q series of products operate in the ambient temperature range from -40°C to +125°C. Additionally, the TPL8536Q series provides a thermal-enhanced ETSSOP16 package to enable sustained operation despite significant dissipation across the device.

Typical Application Circuit






Table of Contents

| Features | 1 |
|---|----|
| Applications | 1 |
| Description | 1 |
| Typical Application Circuit | 1 |
| Product Family Table | 3 |
| Revision History | 3 |
| Pin Configuration and Functions | 4 |
| Specifications | 5 |
| Absolute Maximum Ratings | 5 |
| ESD, Electrostatic Discharge Protection | 5 |
| Recommended Operating Conditions | 5 |
| Thermal Information | 5 |
| Electrical Characteristics | 6 |
| Typical Performance Characteristics | 9 |
| Detailed Description | 12 |
| Overview | 12 |
| Functional Block Diagram | 12 |
| Feature Description | 13 |
| Application and Implementation | 20 |
| Application Information | 20 |
| Typical Application | 20 |
| Layout | 22 |
| Layout Guideline | 22 |
| Layout Example | 22 |
| Tape and Reel Information | 23 |
| Package Outline Dimensions | 24 |
| ETSSOP16 | 24 |
| Order Information | 25 |
| IMPORTANT NOTICE AND DISCLAIMER | 26 |



Product Family Table

| Order Number | Output Voltage (V) | Package |
|-------------------|--------------------|----------|
| TPL853650Q-TSBR-S | 5.0 V | ETSSOP16 |
| TPL853633Q-TSBR-S | 3.3 V | ETSSOP16 |

Revision History

| Date | Revision | Notes |
|------------|-----------|---|
| 2023-07-09 | Rev.Pre.0 | Preliminary Datasheet |
| 2023-09-19 | Rev.Pre.1 | Updated Test Waveforms |
| 2023-12-13 | Rev.Pre.2 | Updated Electrical Characteristics |
| 2024-07-10 | Rev.Pre.3 | Updated ESD Information |
| 2024-09-01 | Rev.A.0 | Initial Released |
| 2025-08-25 | Rev.A.1 | Added description to POD information required by packaging reference standards, and the actual product remains unchanged. |

www.3peak.com 3 / 26 DA20231002A1



Pin Configuration and Functions

TPL8536Q ETSSOP-16 Package Top View




Table 1. Pin Functions: TPL8536Q

| Pin No. | Name | I/O | Description |
|---------|-------|-----|--|
| 8 | DELAY | 0 | Power-good delay adjustment pin. Connecting a capacitor from the DELAY pin to GND to set the PG delay time. |
| 2 | EN | I | Enable pin. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. |
| 3 | FSEL | I | Frequency selection pin. Pull the FSEL pin HIGH to select the low-frequency oscillator and pull the FSEL pin LOW to select the high-frequency oscillator. |
| 5, 13 | GND | G | Ground reference pin. Connect the GND pin to the PCB ground plane directly. |
| 1 | IN | ı | Input voltage pin. Bypass IN to GND with a 1-µF or greater capacitor. |
| 6 | NC | - | No internal connection. |
| 11 | nWDEN | I | Watchdog function enabling pin. Pull the nWDEN pin HIGH to disable the watchdog function and pull the nWDEN pin LOW to enable the watchdog function. |
| 16 | OUT | 0 | Regulated output voltage pin. Bypass OUT to GND with a 4.7-µF or greater capacitor. |
| 14 | PG | 0 | Power-good indication pin. PG pin is open-drain output and must be connected to V_{OUT} or pull-up voltage through an external resistor. |
| 15 | PGADJ | 0 | Powe-good threshold adjustment pin. Connect a resistor divider between the PGADJ and OUT pins to set the power-good threshold. Connect this pin to GND to set the threshold to 90.3% of Vout. |
| 7 | ROSC | 0 | Internal oscillator setting pin. Connect a resistor from ROSC to GND to set the watchdog period. The watchdog will report a fault when leaving this pin open or connecting this pin to GND at the watchdog output (WDO). |
| 9 | WD | I | Watchdog signal input pin. |
| 10 | WDO | 0 | Watchdog status output pin. Open-drain output pin. Pull this pin up to OUT through a resistor. The WDO pin outputs a LOW signal if a fault occurs. |
| 12 | WRS | I | Window watchdog ratio selection pin. Pull the WRS pin HIGH to set the open/closed window ratio to 8:1 and pull the WRS pin LOW to set the open/closed window ratio to 1:1. |
| 4 | WTS | 0 | Watchdog type selection pin. Pull the WTS pin HIGH to select the standard watchdog and pull the WTS pin LOW to select the window watchdog. |

(1) Thermal Pad MUST be connected to PCB ground plane directly.

www.3peak.com 4 / 26 DA20231002A1



Specifications

Absolute Maximum Ratings

| | Parameter | | | Unit |
|------------------|--|-----|-----|------|
| IN, EN, FSE | IN, EN, FSEL, WTS | | | ٧ |
| OUT, PG, P | OUT, PG, PGADJ, DELAY, ROSC, nWDEN, WRS, WD, WDO | | | ٧ |
| TJ | Junction Temperature Range | -40 | 150 | °C |
| T _{STG} | Storage Temperature Range | -65 | 150 | °C |
| TL | Lead Temperature (Soldering 10 sec) | | 260 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

ESD, Electrostatic Discharge Protection

| Symbol | Parameter | Condition | Minimum Level | Unit |
|--------|--------------------------|--------------|---------------|------|
| НВМ | Human Body Model ESD | AEC Q100-002 | ±2 | kV |
| CDM | Charged Device Model ESD | AEC Q100-011 | ±1 | kV |

Recommended Operating Conditions

| | Parameter | Min | Max | Unit |
|----------------|-----------------------------------|-------|-----------------|------|
| IN | IN | | | V |
| EN, FSEL, V | VTS | 0 | V _{IN} | V |
| OUT | OUT | | | V |
| PG, PGADJ, | DELAY, ROSC, nWDEN, WRS, WD, WDO | 0 | 5.5 | V |
| Соит | Output Capacitor Requirements | 4.7 | 500 | μF |
| ESR | Output Capacitor ESR Requirements | 0.001 | 20 | Ω |
| T _A | Ambient Temperature Range | -40 | 125 | °C |
| TJ | Junction Temperature Range | -40 | 150 | °C |

Thermal Information

| Package Type | θ _{JA} | Ө ЈВ | Ө ЈС,top | Unit |
|--------------|-----------------|-------------|-----------------|------|
| ETSSOP16 | 37.8 | 18 | 52.6 | °C/W |

www.3peak.com 5 / 26 DA20231002A1

⁽²⁾ All voltage values are with respect to GND.



Electrical Characteristics

All test conditions: V_{IN} = 14 V, V_{EN} = 2 V, C_{IN} = C_{OUT} = 10 μ F, I_{OUT} = 0.1 mA. T_A = -40°C to +125°C, unless otherwise noted.

| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|----------------------|--|--|---------------------|------|-----------------|-------------------|
| Supply In | out Voltage and Current | | | | <u>'</u> | <u>'</u> |
| V _{IN} | Input Supply Voltage Range (1) | | V _{IN_MIN} | | 42 | V |
| UVLO | V _{IN} Under-Voltage Lockout Threshold | V_{IN} rising, $V_{EN} = 2$ V, $I_{OUT} = 0.1$ mA | | | 2.8 | V |
| | Hysteresis | | | 250 | | mV |
| I _{SD} | Shutdown Current | V _{EN} = 0 V | | 0.5 | 4 | μA |
| 100 | | I _{OUT} = 0 mA, V _{nWDEN} = V _{OUT} | | 6 | 15 | μA |
| IQ | | I _{OUT} = 0 mA, V _{nWDEN} = GND | | 14 | 28 | μA |
| | Quiescent Current | I _{OUT} = 0.5 mA, V _{nWDEN} = V _{OUT} | | 7.5 | 20 | μA |
| | | I _{OUT} = 0.5 mA, V _{nWDEN} = GND | | 17.5 | 32 | μA |
| EN, WTS, | FSEL Voltage and Current | | | | ' | ' |
| V _{IH} | High-Level Input Voltage | | 2 | | V _{IN} | V |
| V _{IL} | Low-Level Input Voltage | | 0 | | 0.7 | V |
| V _{HYS} | Hysteresis | | | 150 | | mV |
| I _{EN} | EN Pin Leakage Current | V _{EN} = 2 V to 42 V | -1 | | 1 | μA |
| nWDEN V | oltage and Current | | | | ' | <u>'</u> |
| V _{IH} | High-Level Input Voltage | Watchdog function disable | 2 | | 5.5 | V |
| VIL | Low-Level Input Voltage | Watchdog function enable | 0 | | 0.7 | V |
| I _{nWDEN} | Pull-Down Current of nWDEN pin | | | | 1 | μA |
| Watchdog | Oscillator | | | | ' | ' |
| V _{ROSC} | Voltage Reference of Oscillator | | 0.95 | 1 | 1.05 | V |
| Watchdog | Operation (WD, WDO, WRS) | | | | | <u>'</u> |
| V _{IH} | High-Level Input Voltage | For WD and WRS pins | 70% | | 100% | ×V _{OUT} |
| VIL | Low-level Input Voltage | For WD and WRS pins | 0% | | 30% | ×Vout |
| V _{HYS} | Hysteresis | | | 10% | | ×V _{OUT} |
| I _{WD} | WD Pin Pull Down Current | V _{WD} = 5 V | | 1 | 4 | μA |
| Vol_wdo | WDO Pin Output Low-Level Voltage | Iwbo = 5 mA | | | 0.4 | V |
| I _{LKG_WDO} | WDO Pin Leakage Current | WDO pin pulled to V_{OUT} through 10-k Ω resistor | | | 1 | μΑ |
| | | R_{ROSC} = 20 k Ω ±1%, FSEL = LOW | 9.5 | 10 | 10.5 | ms |
| t_{WD} | Watchdog Duration | R _{ROSC} = 20 kΩ ±1%, FSEL = HIGH | 47.5 | 50 | 52.5 | ms |

www.3peak.com 6 / 26 DA20231002A1



| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------------|---|--|-------|-------|------|-------------------|
| | Tolerance Of Watchdog Duration | R_{ROSC} = 20 kΩ ±1% to 50 kΩ ±1% | -5% | | 5% | |
| two se | W | t _{WD} ≤ 500 ms | 100 | | | μs |
| t _{WD_SS} | Watchdog Input Signal Duration | 500 ms < t _{WD} ≤ 2 s ⁽³⁾ | 400 | | | μs |
| twd_Hold | Watchdog Output Resetting Time (Percentage of Settled Watchdog Window Duration) | | | 20% | | ×t _{WD} |
| 4 | Watchdog Output Resetting Time | R_{ROSC} = 20 k Ω ±1%, FSEL = LOW | 1.9 | 2 | 2.1 | ms |
| twd_rst | (Percentage of Settled Watchdog Window Duration) | R_{ROSC} = 20 kΩ ±1%, FSEL = HIGH | 9.5 | 10 | 10.5 | ms |
| PG Voltag | e and Current | | | | | |
| | Default PG Pin Threshold | PGADJ is connected to GND, V _{OUT} increasing | 88% | 90.3% | 94% | ×V _{OUT} |
| V _{TH_PG} | PG Hysteresis | PGADJ is connected to GND, V _{OUT} decreasing | | 3% | | × _{VOUT} |
| V _{OL_PG} | PG Pin Output Low-Level Voltage | PG pulled low, force 5 mA to PG pin | | | 0.4 | V |
| I _{LKG_PG} | PG Pin Leakage Current | PG pulled to V_{OUT} through a 10- $k\Omega$ resistor | | | 1 | μA |
| PGADJ | | | | | | |
| V _{REF_PGAD} | Switching Voltage for The Power- Good Adjust Pin | V _{OUT} falling | 1.02 | 1.065 | 1.10 | V |
| J | PGADJ Hysteresis | | | 34 | | mV |
| PG delay | time | | | | | |
| I _{DLY_CHG} | DELAY Capacitor Charging Current | | 3 | 6.3 | 10 | μA |
| V_{TH_DLY} | DELAY Pin Threshold to Release PG (High) | DELAY voltage ramping up | 0.95 | 1 | 1.05 | V |
| I _{DLY_DIS} | DELAY Capacitor Discharging Current | V _{DELAY} = 1 V | 0.5 | | | mA |
| t _{DEG} | PG Deglitch Time | | 55 | 160 | 350 | μs |
| t _{DLY_FIX} | Fixed PG Delay Time | C _{DELAY} = open | 50 | 340 | 600 | μs |
| t _{DLY} | Adjustable PG Delay Time | C _{DELAY} = 100 nF | | 16 | | ms |
| Output Vo | Itage and Current | | | | | |
| V _{OUT} | Output Accuracy | $V_{IN} = V_{OUT} + 1 \text{ V to } 42 \text{ V}, I_{OUT} = 0$ to 300 mA | -2% | | 2% | |
| ۸۱/، | Line Regulation | V _{IN} = 6 V to 42 V, I _{OUT} = 1 mA | -5 | | 5 | mV |
| ΔV _{OUT} | Load Regulation | I _{OUT} = 1 mA to 300 mA | -0.9% | | 0.9% | ×V _{OUT} |
| V_{DO} | Dropout Voltage (2) | I _{OUT} = 200 mA, V _{OUT} = 5 V | | 170 | 350 | mV |

www.3peak.com 7 / 26 DA20231002A1



| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
|-----------------|----------------------------------|---|-----|-----|------|------|
| | | I _{OUT} = 300 mA, V _{OUT} = 5 V | | 260 | 500 | mV |
| | | I _{OUT} = 200 mA, V _{OUT} = 3.3 V | | 210 | 400 | mV |
| | | I _{OUT} = 300 mA, V _{OUT} = 3.3 V | | 310 | 600 | mV |
| lout | Output Current Range | V _{OUT} in regulation | 0 | | 300 | mA |
| I _{CL} | Output Current Limit | V _{OUT} short to GND | 550 | 700 | 1000 | mA |
| tsu | Start-Up Time (3) | V _{OUT} = 5 V, I _{OUT} = 1 mA | | 4 | | ms |
| | Power Supply Rejection Ratio (3) | I _{OUT} = 10 mA, f = 100 Hz | | 65 | | dB |
| DODD | | I _{OUT} = 10 mA, f = 1 kHz | | 50 | | dB |
| PSRR | | I _{OUT} = 10 mA, f = 100 kHz | | 40 | | dB |
| | | I _{OUT} = 10 mA, f = 1 MHz | | 60 | | dB |
| Temperatu | Temperature Range | | | | | |
| _ | Thermal Shutdown Threshold (3) | | | 175 | | °C |
| T _{SD} | Thermal Shutdown Hysteresis (3) | | | 20 | | °C |

⁽¹⁾ $V_{IN_MIN} = 4 \text{ V or } V_{OUT_NOM} + V_{DO}$, whichever is greater.

www.3peak.com 8 / 26 DA20231002A1


⁽²⁾ Dropout voltage is the minimum input-to-output voltage differential needed to maintain regulation at a specified output current. Dropout voltage is measured when the output voltage has dropped 100 mV from the nominal value. In dropout, the output voltage will be equal to $(V_{IN} - V_{DO})$.

⁽³⁾ Not tested during production, guaranteed by design.




Typical Performance Characteristics

All test conditions: V_{IN} = 14 V, C_{IN} = C_{OUT} = 10 μ F, V_{EN} = 2 V, I_{OUT} = 0.1 mA. T_A = 25°C, unless otherwise noted.




www.3peak.com 9 / 26 DA20231002A1









www.3peak.com 11 / 26 DA20231002A1



Detailed Description

Overview

The TPL8536Q series comprises wide-input LDO products with an integrated watchdog timer, capable of delivering up to 300 mA. These devices can operate within a voltage range from 4 V to 42 V, with a maximum transient voltage of 45 V. Their ability to function reliably with a minimum voltage of 4 V makes them suitable for use in cold-crank and start-stop scenarios.

The TPL8536Q series offers both 5-V and 3.3-V fixed output voltage options, with a typical shutdown current of only 0.5 μA. When the watchdog function is disabled, these devices have an exceptionally low quiescent current of just 6 μA.

The TPL8536Q series devices feature the window watchdog and the standard watchdog with an accurate watchdog period. The watchdog period, the window ratio, and the power-good reset threshold are fully adjustable through external configuration. Furthermore, these devices include integrated over-current and over-temperature protection. In terms of output capacitors, the TPL8536Q series is compatible with a broad range, ranging from 4.7 μ F to 500 μ F, with an ESR range spanning from 0.001 Ω to 20 Ω .

With the features above, the TPL8536Q series is an ideal power supply for microprocessors in a reliable system.

Functional Block Diagram




Figure 16. Functional Block Diagram

www.3peak.com 12 / 26 DA20231002A1



Feature Description

Enable (EN)

The enable pin (EN) is active high. Connect this pin to the GPIO of an external processor or a digital logic control circuit to enable and disable the device. Or connect this pin to the IN pin for self-bias applications.

Under-Voltage Lockout (UVLO)

The TPL8536Q series uses an under-voltage lockout circuit to keep the output shut off until the internal circuitry operates properly. Refer to the Electrical Characteristics table for UVLO threshold and hysteresis.

Regulated Output Voltage (OUT)

The TPL8536Q series is available in fixed voltage versions of 5 V and 3.3 V. When the input voltage is higher than $V_{OUT_NOM} + V_{DO}$, the output pin is the regulated output based on the selected voltage version. When the input voltage falls below $V_{OUT_NOM} + V_{DO}$, the output pin tracks the input voltage minus the dropout voltage.

Adjustable Power-Good Threshold (PG, PGADJ)

The PG pin is an open-drain output with an external pull-up resistor to the regulated supply, and the PGADJ pin is a power-good threshold adjustment pin.

Connecting the PGADJ pin to GND sets the power-good threshold value to default, V_{TH PG}.

The power-good threshold is also adjustable from 1.065 V to 5 V by using an external resistor divider between PGADJ and OUT. The threshold can be calculated using the following equations:

$$V_{PG_ADJ_falling} = V_{REF_PGADJ} \times \frac{R_1 + R_2}{R_2}$$
 (1)

$$V_{PG_ADJ_rising} = \left(V_{REF_PGADJ} + 34 \text{ mV (typical)}\right) \times \frac{R_1 + R_2}{R_2}$$
 (2)

where:

- V_{PG ADJ rising} and V_{PG ADJ falling} are the adjustable power-good threshold.
- V_{REF_PGADJ} is the internal comparator reference voltage of the PGADJ pin, 1.065 V typical.

www.3peak.com 13 / 26 DA20231002A1






Figure 17. Adjustable Power-Good Threshold Configuration

Adjustable Power-Good Delay Timer (DELAY)

The power-good delay period is determined by the value set by an external capacitor on the DELAY pin before turning the PG pin high. The constant current charges an external capacitor until the voltage exceeds a threshold, Equation 3 determines the power-good delay period:

$$t_{DLY} = \frac{C_{DELAY} \times 1 \text{ V}}{6.3 \,\mu\text{A}} \tag{3}$$

where t_{DLY} is the adjustable power-good delay period and C_{DELAY} is the value of the power-good delay capacitor.

Over-Current Protection

The TPL8536Q series integrates an internal current limit that helps to protect the regulator during the fault conditions, e.g., the output is shorted to ground, or the output is forced below V_{OUT_NOM} . The output voltage is not regulated when the device is in current limit, and $V_{OUT} = I_{CL} \times R_{LOAD}$.

Over-Temperature Protection

The over-temperature protection starts to work when the junction temperature exceeds the thermal shutdown (T_{SD}) threshold, which turns off the regulator immediately. When the device cools down and the junction temperature falls below the thermal shutdown threshold minus thermal shutdown hysteresis, the regulator turns on again.

The junction temperature range should be limited according to the Recommended Operating Conditions table, and continuous operation above the junction temperature range reduces the lifetime of the device.

Integrated Watchdog

The TPL8536Q series has an integrated watchdog with fault (WDO) output option. Both window watchdog and standard watchdog are available. The operation of the watchdog timer, the handling of fault conditions, and the differences between window watchdog and standard watchdog timers are explained below.

Window Watchdog (WTS, ROSC, FSEL and WRS)

When the watchdog type selection (WTS) pin is connected to a low voltage level, the TPL8536Q series works in the window watchdog mode. The duration of the watchdog window can be set by connecting an external resistor (R_{ROSC}) to GND at

www.3peak.com 14 / 26 DA20231002A1



the ROSC pin and setting the voltage level at the FSEL pin. The current through the R_{ROSC} resistor determines the clock frequency of the internal oscillator. The duration of the watchdog window (the watchdog timer period) can be changed by changing the resistor value. A high voltage level at the FSEL pin sets the watchdog window to 5 times as long as that of a low voltage level with the same external component configuration.

The duration of the watchdog window and the duration of the fault output are multiples of the internal oscillator frequency, as shown by the following equations:

FSEL low

$$t_{WD} = R_{ROSC} \times 0.5 \times 10^{-6} \tag{4}$$

FSEL high

$$t_{WD} = R_{ROSC} \times 2.5 \times 10^{-6}$$
 (5)

Watchdog initialization

$$t_{WD initialization} = 8 \times t_{WD}$$
 (6)

Open and closed windows

$$t_{WD} = t_{OW} + t_{CW} \tag{7}$$

WRS low

$$t_{OW} = t_{CW} = 50\% \times t_{WD} \tag{8}$$

WRS high

$$t_{OW} = 8 \times t_{CW} = \frac{8}{9} \times t_{WD} \tag{9}$$

where:

- t_{WD} is the duration of the watchdog window.
- R_{ROSC} is the resistor connected to the ROSC pin.
- twp_initialization is the duration of the watchdog initialization.
- tow is the duration of the open watchdog window.
- t_{CW} is the duration of the closed watchdog window.

For all the foregoing items, the unit of resistance is Ω and the unit of time is s.

The following table illustrates several periods of watchdog window with typical conditions.

| FSEL | R _{ROSC} (kΩ) | I _{ROSC} (μA) | t _{WD} (ms) | Watchdog Period Tolerance |
|------|------------------------|------------------------|----------------------|------------------------------|
| | 800 | 1.25 | 2000 | 30% |
| | 200 | 5 | 500 | 10% |
| High | 100 | 10 | 250 | 8% |
| | 40 | 25 | 100 | 5% |
| | 20 | 50 | 50 | 5% |
| | 100 | 10 | 50 | 8% |
| Low | 40 | 25 | 20 | 5% |
| | 20 | 50 | 10 | 5% |

www.3peak.com 15 / 26 DA20231002A1



For both 5-V and 3.3-V output versions, the period of watchdog window (TWD) can also support from 0.5-s to 2-s range. The ROSC value can be calculated using the equations above.

Each watchdog window consists of an open window and a closed window. When the window ratio selection WRS pin is low, the width of each open window tow and closed window tow is approximately 50% of the watchdog window two. When the WRS pin is high, the ratio between window opening and window closing is approximately 8:1. However, there is an exception: the first open window after the watchdog initialization two_initialization is eight times the duration of the watchdog window. During this initial open window, the monitor must receive service signals via software, external microcontroller, etc.

When servicing the watchdog during a closed window or not servicing during an open window the watchdog fault occurs.

The window watchdog is able to monitor the frequency of the watchdog service signal (WD) to ensure it remains within specified limits. In the event that the WD signal frequency falls outside the predetermined range, a WDO low-voltage fault is triggered.

The following figure illustrates a normal operation of the window watchdog for the TPL8536Q, specifically when the WRS is low. Once the output voltage stabilizes and the PG signal goes high, the window watchdog activates when an external signal pulls the nWDEN (watchdog enable pin) to a low state. This triggers the watchdog initialization, and the device then waits for a WD service signal during the initial window, which is eight times the duration of twD. During this initialization open window, applying a service signal to the WD pin resets the watchdog counter, initiating a closed window period. It's crucial to note that watchdog service should not occur during this closed window to prevent a fault condition. To maintain proper operation and avoid faults, watchdog service must be performed during the subsequent open window.




Figure 18. Normal Operation of Window Watchdog

The following figure shows three different fault conditions:

Fault 1: No WD service signal in WD initialization. WDO is triggered after the maximum initialization window duration eight times of two.

Fault 2: WD service signal in closed window. WDO is triggered after receiving a WD rising edge during the closed window.

Fault 3 : No WD service signal in the open window. WDO is triggered after the maximum open-window duration of the half of t_{WD} .

www.3peak.com 16 / 26 DA20231002A1






Figure 19. Fault Conditions of Window Watchdog

Standard Watchdog (WTS, ROSC, and FSEL)

These devices operate in the standard watchdog mode when the watchdog type selection (WTS) pin is connected to a high voltage level. Similar to the window watchdog mode, users can set the duration of the watchdog window by adjusting the value of the external resistor (R_{ROSC}) at the ROSC pin and setting the voltage level at the FSEL pin.

FSEL low

$$t_{WD} = R_{ROSC} \times 0.5 \times 10^{-6} \tag{10}$$

FSEL high

$$t_{WD} = R_{ROSC} \times 2.5 \times 10^{-6}$$
 (11)

Watchdog initialization

$$t_{WD initialization} = 8 \times t_{WD}$$
 (12)

where:

- t_{WD} is the duration of the watchdog window.
- RROSC is the resistor connected to the ROSC pin.
- twD_initialization is the duration of the watchdog initialization.

There is no closed window in standard watchdog mode compared with window watchdog.

The standard watchdog is able to monitor the frequency of the watchdog service signal (WD) to ensure it remains lower than a certain value. In the event that the WD signal frequency is lower than the set value, a WDO low-voltage fault is triggered.

The following figure illustrates the normal operation of the standard watchdog for the TPL8536Q. Once the output voltage stabilizes and the PG signal goes high, the standard watchdog activates when an external signal pulls the nWDEN (watchdog enable pin) to a low state. This triggers the watchdog initialization, and the device then waits for a WD service signal during the initial window, which is eight times the duration of twD. During this initialization open window, applying a service signal to the WD pin resets the watchdog counter, initiating another open window period. It's crucial to note that a WD service signal must occur during every open window to prevent the fault condition.

www.3peak.com 17 / 26 DA20231002A1






Figure 20. Normal Operation of Standard Watchdog

The following figure shows two different fault conditions:

Fault 1: No WD service signal in WD initialization. WDO is triggered after the maximum initialization window duration eight times of twp.

Fault 2: No WD service signal in open window time. WDO is triggered after the maximum open-window duration two.




Figure 21. Fault Conditions of Standard Watchdog

Watchdog Service Signal and Watchdog Fault Outputs (WD and WDO)

The watchdog service signal (WD) must stay high for at least 100 μ s when $t_{WD} \le 500$ ms. The watchdog service signal (WD) must stay high for at least 400 μ s when 500 ms < $t_{WD} \le 2$ s.

The WDO pin is the fault output terminal. When a watchdog fault occurs, the devices pull WDO low for a duration of two_HOLD.

$$t_{WD HOLD} = 20\% \times t_{WD}$$
 (13)

ROSC Status Detection (ROSC)

www.3peak.com 18 / 26 DA20231002A1



When a watchdog function is enabled, if the ROSC pin is shorted to GND or open, the watchdog output (WDO) pin remains low, indicating a fault status.

Watchdog Enable (PG and nWDEN)

When PG (power good) is high, an external circuit can apply a logic signal to the nWDEN pin to disable or enable the watchdog. A low input to this pin turns the watchdog on, while a high input turns the watchdog off.

When PG is low, the watchdog is disabled and the watchdog-fault output WDO pin stays in the high-impedance state.

www.3peak.com 19 / 26 DA20231002A1



Application and Implementation

Note

Information in the following application sections is not part of the 3PEAK's component specification and 3PEAK does not warrant its accuracy or completeness. 3PEAK's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

Application Information

The TPL8536Q is a series of 42-V 300-mA wide-input low-quiescent current low-dropout linear regulators with a watchdog timer. The following application schematic shows a typical usage of the TPL8536Q series.

Typical Application

Figure 22 shows the typical application schematic of the TPL8536Q series.




Figure 22. Typical Application Circuit

Input Capacitor and Output Capacitor

3PEAK recommends adding a $10-\mu F$ or greater capacitor with a $0.1-\mu F$ bypass capacitor in parallel at the IN pin to keep the input voltage stable. The voltage rating of the capacitors must be greater than the maximum input voltage.

To ensure loop stability, the TPL8536Q series requires an output capacitor of 4.7 μ F to 500 μ F with an ESR range from 0.001 Ω to 20 Ω . 3PEAK recommends selecting an X7R type 10- μ F ceramic capacitor with low ESR over temperature.

Both input capacitors and output capacitors must be placed as close to the device pins as possible.

Power Dissipation and Thermal Consideration

During normal operation, the LDO junction temperature should meet the requirement in the Recommended Operating Conditions table. Use the below equations to calculate the power dissipation and estimate the junction temperature.

The power dissipation can be calculated using Equation 14.

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND}$$
(14)

www.3peak.com 20 / 26 DA20231002A1



The junction temperature can be estimated using Equation 15. θ_{JA} is the junction-to-ambient thermal resistance.

$$T_{J} = T_{A} + P_{D} \times \theta_{JA} \tag{15}$$

www.3peak.com 21 / 26 DA20231002A1



Layout

Layout Guideline

- Both input and output capacitors must be placed to the device pins as close as possible, and the vias between capacitors and device power pins must be avoided.
- It is recommended to bypass the input pin to ground with a 0.1-µF bypass capacitor. The loop area formed by the bypass capacitor connection, the IN pin, and the GND pin of the system must be as small as possible.
- It is recommended to use wide and thick copper to minimize I×R drop and heat dissipation.

Layout Example

The following figure shows a layout example of the TPL8536Q.






Figure 23. TPL8536Q Layout Example

www.3peak.com 22 / 26 DA20231002A1



Tape and Reel Information





| Order Number | Package | D1 (mm) | W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P0 (mm) | W0 (mm) | Pin1 Quadrant |
|-------------------|----------|------------|------------|------------|------------|------------|------------|------------|------------------|
| TPL853650Q-TSBR-S | ETSSOP16 | 330 | 17.6 | 6.8 | 5.4 | 1.5 | 8 | 12 | Q1 |
| TPL853633Q-TSBR-S | ETSSOP16 | 330 | 17.6 | 6.8 | 5.4 | 1.5 | 8 | 12 | Q1 |

www.3peak.com 23 / 26 DA20231002A1

0.026 BSC

0.028

0.020

0.650 BSC

0.500

L


0.700



42-V 300-mA Wide-Input Low Quiescent Current Low-Dropout Linear Regulator with Watchdog Timer

Package Outline Dimensions

ETSSOP16



4. The thermal pad is on Bottom side of the product.

3. Reference JEDEC MO-153.

1. Do not include mold flash or protrusion.

2. This drawing is subject to change without notice.



Order Information

| Order Number | Operating Temperature Range | Package | Marking Information | MSL | Transport Media, Quantity | Eco Plan |
|-------------------|--------------------------------|----------|---------------------|------|------------------------------|----------|
| TPL853650Q-TSBR-S | −40 to 125°C | ETSSOP16 | L3650 | MSL3 | 3,000 | Green |
| TPL853633Q-TSBR-S | -40 to 125°C | ETSSOP16 | L3633 | MSL3 | 3,000 | Green |

Green: 3PEAK defines "Green" to mean RoHS compatible and free of halogen substances.

www.3peak.com 25 / 26 DA20231002A1



IMPORTANT NOTICE AND DISCLAIMER

Copyright[©] 3PEAK 2012-2025. All rights reserved.

Trademarks. Any of the 思瑞浦 or 3PEAK trade names, trademarks, graphic marks, and domain names contained in this document /material are the property of 3PEAK. You may NOT reproduce, modify, publish, transmit or distribute any Trademark without the prior written consent of 3PEAK.

Performance Information. Performance tests or performance range contained in this document/material are either results of design simulation or actual tests conducted under designated testing environment. Any variation in testing environment or simulation environment, including but not limited to testing method, testing process or testing temperature, may affect actual performance of the product.

Disclaimer. 3PEAK provides technical and reliability data (including data sheets), design resources (including reference designs), application or other design recommendations, networking tools, security information and other resources "As Is". 3PEAK makes no warranty as to the absence of defects, and makes no warranties of any kind, express or implied, including without limitation, implied warranties as to merchantability, fitness for a particular purpose or non-infringement of any third-party's intellectual property rights. Unless otherwise specified in writing, products supplied by 3PEAK are not designed to be used in any life-threatening scenarios, including critical medical applications, automotive safety-critical systems, aviation, aerospace, or any situations where failure could result in bodily harm, loss of life, or significant property damage. 3PEAK disclaims all liability for any such unauthorized use.

www.3peak.com 26 / 26 DA20231002A1