

### 1.Basic Features

- Dual channel device
- Very low stand-by current
- 3.3V and 5V compatible logic inputs
- Electrostatic discharge protection (ESD)
- Optimized electromagnetic compatibility
- Logic ground independent of load ground
- Very low power DMOS leakage current in OFF state
- Green Product (RoHS compliant)
- AEC-Q100 qualified

### 3.Application

- Suitable for resistive, inductive and capacitive loads
- Replaces electromechanical relays, fuses and discrete circuits
- Most suitable for loads with high inrush current, such as lamps
- Suitable for 12V and 24V Trucks and Transportation System

### 2.Description

The RM77050DD is a 50mΩ dual channel Smart High-Side Power Switch, embedded in a DFN9\*6-14L, Exposed Pad package, providing protective functions and diagnosis. The power transistor is built by a N-channel power MOSFET with charge pump. It is specially designed to drive lamps up to 2\* P21W 24V or 1x 21W 12V, as well as LEDs in the harsh automotive environment.

### 4.Product Summary

|                                             |               |        |    |
|---------------------------------------------|---------------|--------|----|
| Overvoltage protection                      | $V_{S(AZ)}$   | 70     | V  |
| Operating voltage range                     | $V_{S(OP)}$   | 5...48 | V  |
| ON state resistance per channel             | $R_{DS(ON)}$  | 50     | mΩ |
| Nominal load current (one channel active)   | $I_{L(NOM)1}$ | 4.5    | A  |
| Nominal load current (both channels active) | $I_{L(NOM)2}$ | 3      | A  |
| Load current limitation                     | $I_{L28(SC)}$ | 22     | A  |
| Typical current sense ratio                 | $k_{ILIS}$    | 1320   |    |


### 5.Ordering Code

| Part number | Package Type | Marking   | Materials    | Package   |               |         | Package Qty |
|-------------|--------------|-----------|--------------|-----------|---------------|---------|-------------|
| RM77050DD   | DFN9*6-14L   | RM77050DD | Halogen free | Tape&reel | 10 reels /box | 30k/box | 3000 /reel  |

## Table of Contents

|                                         |    |
|-----------------------------------------|----|
| 1.Basic Features.....                   | 1  |
| 2.Description.....                      | 1  |
| 3.Application.....                      | 1  |
| 4.Product Summary.....                  | 1  |
| 5.Ordering Code.....                    | 1  |
| 6.Pin Configuration.....                | 3  |
| 7.Block Diagram.....                    | 4  |
| 8.Absolute Maximum Ratings.....         | 5  |
| 9.Electrical Characteristics.....       | 6  |
| 10.Timing diagrams.....                 | 9  |
| 11.General Product Characteristics..... | 13 |
| 12.Truth Table.....                     | 16 |
| 13.Functions.....                       | 17 |
| 14.Application Information.....         | 21 |
| 15.Package.....                         | 22 |
| 16.Recommended Soldering Footprint..... | 23 |
| 17.Revision History.....                | 24 |


## 6.Pin Configuration



| Pin         | Symbol | Function                                                                        |
|-------------|--------|---------------------------------------------------------------------------------|
| 1           | GND    | GrouND; Ground connection                                                       |
| 2           | IN0    | INput channel 0; Input signal for channel 0 activation                          |
| 3           | DEN    | Diagnostic ENable; Digital signal to enable/disable the diagnosis of the device |
| 4           | IS     | Sense; Sense current of the selected channel                                    |
| 5           | DSEL   | Diagnostic SElection; Digital signal to select the channel to be diagnosed      |
| 6           | IN1    | INput channel 1; Input signal for channel 1 activation                          |
| 7/11        | NC     | Not Connected; No internal connection to the chip                               |
| 8/9/10      | OUT1   | OUTput 1; Protected high side power output channel 1 <sup>1)</sup>              |
| 12/13/14    | OUT0   | OUTput 0; Protected high side power output channel 0 <sup>1)</sup>              |
| Cooling Tab | VS     | Voltage Supply; Battery voltage                                                 |

1) All output pins of a given channel must be connected together on the PCB. All pins of an output are internally connected together. PCB traces have to be designed to withstand the maximum current which can flow.

## 7. Block Diagram



## 8. Absolute Maximum Ratings<sup>1)</sup>

$T_J = -40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ ; (unless otherwise specified)

| Parameter                                                | Symbol                      | Values        | Unit               | Note or Test Condition                                                                                                                                               |
|----------------------------------------------------------|-----------------------------|---------------|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Supply voltage                                           | $V_S$                       | -0.3 to 48    | V                  |                                                                                                                                                                      |
| Reverse polarity voltage                                 | $-V_{S(\text{REV})}$        | 0 to 28       | V                  | $t < 2\text{min}$<br>$T_A = 25^{\circ}\text{C}$<br>$R_L \geq 12\Omega$<br>$R_{\text{GND}} = 150\Omega$                                                               |
| Supply voltage for short circuit protection              | $V_{\text{BAT}(\text{SC})}$ | 0 to 36       | V                  | $R_{\text{ECU}} = 20\text{m}\Omega$<br>$R_{\text{Cable}} = 16\text{m}\Omega/\text{m}$<br>$L_{\text{Cable}} = 1\mu\text{H}/\text{m}$ ,<br>$I = 0\text{ or }5\text{m}$ |
| Supply voltage for Load dump protection                  | $V_{S(\text{LD})}$          | 65            | V                  | $R_I = 2\Omega$<br>$R_L = 12\Omega$                                                                                                                                  |
| Voltage at INPUT pins                                    | $V_{\text{IN}}$             | -0.3 to 6     | V                  |                                                                                                                                                                      |
| Current through INPUT pins                               | $I_{\text{IN}}$             | -2 to 2       | mA                 |                                                                                                                                                                      |
| Voltage at DEN pin                                       | $V_{\text{DEN}}$            | -0.3 to 6     | V                  |                                                                                                                                                                      |
| Current through DEN pin                                  | $I_{\text{DEN}}$            | -2 to 2       | mA                 |                                                                                                                                                                      |
| Voltage at DSEL pin                                      | $V_{\text{DSEL}}$           | -0.3 to 6     | V                  |                                                                                                                                                                      |
| Current through DSEL pin                                 | $I_{\text{DSEL}}$           | -2 to 2       | mA                 |                                                                                                                                                                      |
| Voltage at IS pin                                        | $V_{\text{IS}}$             | -0.3 to $V_S$ | V                  |                                                                                                                                                                      |
| Current through IS pin                                   | $I_{\text{IS}}$             | -25 to 40     | mA                 |                                                                                                                                                                      |
| Current through ground pin                               | $I_{\text{GND}}$            | -20 to 20     | mA                 |                                                                                                                                                                      |
| Power dissipation(DC)                                    | $P_{\text{tot}}$            | 2.27          | W                  | $T_A = 85^{\circ}\text{C}$<br>$T_J < 150^{\circ}\text{C}$                                                                                                            |
| Junction to board Both channels active <sup>2)</sup>     | $R_{\text{thJB}}$           | 22            | K/W                |                                                                                                                                                                      |
| Maximum energy dissipation<br>Single pulse (one channel) | $E_{\text{AS}}$             | 55            | mJ                 | $I_L = 4\text{A}$<br>$T_J = 150^{\circ}\text{C}$<br>$V_S = 28\text{V}$                                                                                               |
| Junction temperature                                     | $T_J$                       | -40 to 150    | $^{\circ}\text{C}$ |                                                                                                                                                                      |
| Ambient temperature                                      | $T_A$                       | -40 to 125    | $^{\circ}\text{C}$ |                                                                                                                                                                      |
| Storage temperature                                      | $T_{\text{STG}}$            | -55 to 150    | $^{\circ}\text{C}$ |                                                                                                                                                                      |

Notes:

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

2. Specified  $R_{\text{thJB}}$  value is according to JEDEC JESD51-2, -5, -7 at natural convection on FR4 2s2p board with 1 W power dissipation equally dissipated for both channel at  $T_A = 105^{\circ}\text{C}$ ; The product (chip + package) was simulated on a 76.4 x 114.3 x 1.5 mm board with 2 inner copper layers (2 x 70  $\mu\text{m}$  Cu, 2 x 35  $\mu\text{m}$  Cu). Where applicable, a thermal via array under the exposed pad contacts the first inner copper layer.

## 9. Electrical Characteristics

$T_J = -40^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$ ,  $V_S = 28\text{V}$ ; (unless otherwise specified)

| Symbol            | Parameter                                                          | Test Condition                                                                                       | Values |      |     | Unit             |
|-------------------|--------------------------------------------------------------------|------------------------------------------------------------------------------------------------------|--------|------|-----|------------------|
|                   |                                                                    |                                                                                                      | Min    | Typ  | Max |                  |
| $R_{DS(ON)}$      | ON-state resistance                                                | $I_L = 4\text{A}$ , $V_{IN} = 4.5\text{V}$ , $T_J = 150^{\circ}\text{C}$                             | -      | 95   | 100 | $\text{m}\Omega$ |
|                   |                                                                    | $I_L = 4\text{A}$ , $V_{IN} = 4.5\text{V}$ , $T_J = 25^{\circ}\text{C}$                              | -      | 50   | -   |                  |
| $V_{DS(NL)}$      | Output voltage drop limitation at small load currents              | $I_L = 50\text{mA}$                                                                                  | -      | 10   | 22  | $\text{mV}$      |
| $V_{S(OP)}$       | Supply voltage                                                     | $V_{IN} = 4.5\text{V}$ , $R_L = 12\Omega$ , $V_{DS} < 0.5\text{V}$                                   | 5      | -    | 48  | $\text{V}$       |
| $V_{S(AZ)}$       | Overvoltage protection                                             | $I_S = 5\text{mA}$                                                                                   | 65     | 70   | 75  | $\text{V}$       |
| $V_{S(UV)}$       | Undervoltage shutdown                                              | $V_{IN} = 4.5\text{V}$ , $R_L = 12\Omega$ , From $V_{DS} < 1\text{V}$ to $I_{OUT} = 0\text{A}$       | 3.0    | 3.5  | 4.1 | $\text{V}$       |
| $V_{S(OP\_MIN)}$  | Minimum functional supply voltage                                  | $V_{IN} = 4.5\text{V}$ , $R_L = 12\Omega$ , From $I_{OUT} = 0\text{A}$ to $V_{DS} < 0.5\text{V}$     | 3.8    | 4.5  | 5.0 | $\text{V}$       |
| $I_{L(NOM)1}$     | Nominal load current                                               | $T_A = 85^{\circ}\text{C}$ , $T_J < 150^{\circ}\text{C}$ , One channel active                        | -      | 4.5  | -   | $\text{A}$       |
| $I_{L(NOM)2}$     | Nominal load current                                               | $T_A = 85^{\circ}\text{C}$ , $T_J < 150^{\circ}\text{C}$ , All channels active                       | -      | 3    | -   | $\text{A}$       |
| $I_{S(OFF)}$      | Standby current for whole device with load                         | $V_S = 36\text{V}$ , $V_{OUT} = 0\text{V}$ , IN floating DEN floating, $T_J \leq 85^{\circ}\text{C}$ | -      | 0.05 | 0.5 | $\mu\text{A}$    |
| $I_{S(OFF\_150)}$ | Standby current for whole device with load                         | $V_S = 36\text{V}$ , $V_{OUT} = 0\text{V}$ , IN floating DEN floating, $T_J = 150^{\circ}\text{C}$   | -      | -    | 10  | $\mu\text{A}$    |
| $V_{DS(AZ)}$      | Drain to source clamping voltage<br>$V_{DS(AZ)} = [V_S - V_{OUT}]$ | $I_{DS} = 20\text{mA}$                                                                               | 63     | -    | 75  | $\text{V}$       |
| $I_{L(OFF)}$      | Output leakage current per channel                                 | $V_S = 36\text{V}$ , $V_{IN}$ floating, $V_{OUT} = 0\text{V}$ , $T_J \leq 85^{\circ}\text{C}$        | -      | 0.05 | 0.5 | $\mu\text{A}$    |
| $I_{OUT(GND)}$    | Output leakage current while GND disconnected                      | $V_S = 36\text{V}$ , $T_J \leq 85^{\circ}\text{C}$                                                   | -      | -    | 1   | $\mu\text{A}$    |
| $I_{GND\_1}$      | Operating current<br>One channels active                           | $V_S = 36\text{V}$ , $V_{IN} = V_{DEN} = 5.5\text{V}$ , One channels active                          | -      | 0.6  | 2   | $\text{mA}$      |
| $I_{GND\_2}$      | Operating current All channels active                              | $V_S = 36\text{V}$ , $V_{IN} = V_{DEN} = 5.5\text{V}$ , All channels active                          | -      | 0.9  | 4   | $\text{mA}$      |
| $V_{IN(H)}$       | High level input threshold                                         |                                                                                                      | 1.3    | -    | 2.1 | $\text{V}$       |
| $V_{IN(L)}$       | Low level input threshold                                          |                                                                                                      | 0.9    | -    | 1.8 | $\text{V}$       |
| $V_{IN(HYS)}$     | Input voltage hysteresis                                           |                                                                                                      | 0      | 0.4  | -   | $\text{V}$       |
| $I_{IN(H)}$       | High level input current                                           | $V_{IN} = 5.5\text{V}$                                                                               | 2      | 10   | 25  | $\mu\text{A}$    |
| $I_{IN(L)}$       | Low level input current                                            | $V_{IN} = 0.8\text{V}$                                                                               | 1      | 5    | 25  | $\mu\text{A}$    |
| $V_{DEN(H)}$      | DEN High level input threshold                                     |                                                                                                      | 1.3    | -    | 2.1 | $\text{V}$       |
| $V_{DEN(L)}$      | DEN Low level input threshold                                      |                                                                                                      | 0.9    | -    | 1.8 | $\text{V}$       |
| $V_{DEN(HYS)}$    | DEN Input voltage hysteresis                                       |                                                                                                      | 0      | 0.4  | -   | $\text{V}$       |
| $I_{DEN(H)}$      | DEN High level input current                                       | $V_{DEN} = 5.5\text{V}$                                                                              | 2      | 10   | 25  | $\mu\text{A}$    |
| $I_{DEN(L)}$      | DEN Low level input current                                        | $V_{DEN} = 0.8\text{V}$                                                                              | 1      | 5    | 25  | $\mu\text{A}$    |

|                           |                                                                                                            |                                                                                                                                                       |     |     |     |             |
|---------------------------|------------------------------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------|-----|-----|-----|-------------|
| $V_{DSEL(H)}$             | High level input threshold                                                                                 |                                                                                                                                                       | 1.3 | -   | 2.1 | V           |
| $V_{DSEL(L)}$             | Low level input threshold                                                                                  |                                                                                                                                                       | 0.9 | -   | 1.8 | V           |
| $V_{DSEL(HYS)}$           | Input voltage hysteresis                                                                                   |                                                                                                                                                       | 0   | 0.4 | -   | V           |
| $I_{DSEL(H)}$             | High level input current                                                                                   | $V_{DSEL}=5.5V$                                                                                                                                       | 2   | 10  | 25  | $\mu A$     |
| $I_{DSEL(L)}$             | Low level input current                                                                                    | $V_{DSEL}=0.8V$                                                                                                                                       | 1   | 5   | 25  | $\mu A$     |
| $dV/dt_{ON}$              | Turn-ON Slew rate                                                                                          | $R_L=12\Omega$ , $V_S=28V$ ,<br>From 30% to 70% $V_S$                                                                                                 | 0.5 | -   | -   | V/us        |
| $-dV/dt_{OFF}$            | Turn-OFF Slew rate                                                                                         | $R_L=12\Omega$ , $V_S=28V$ ,<br>From 70% to 30% $V_S$                                                                                                 | 0.5 | -   | -   | V/us        |
| $t_{ON}$                  | Turn-ON time                                                                                               | $R_L=12\Omega$ , $V_S=28V$ ,<br>From $V_{IN}=V_{IN\_H}$ to $V_{OUT}=90\%V_S$                                                                          | -   | 30  | 100 | $\mu s$     |
| $t_{OFF}$                 | Turn-OFF time                                                                                              | $R_L=12\Omega$ , $V_S=28V$ ,<br>From $V_{IN}=V_{IN\_L}$ to $V_{OUT}=10\%V_S$                                                                          | -   | 50  | 100 | $\mu s$     |
| $\Delta t_{SW}$           | Turn-ON / OFF matching                                                                                     | $t_{OFF}-t_{ON}$ , $R_L=12\Omega$ , $V_S=28V$                                                                                                         | -50 | 0   | 50  | $\mu s$     |
| $t_{ON\_delay}$           | Turn-ON delay time                                                                                         | $R_L=12\Omega$ , $V_S=28V$ ,<br>From $V_{IN}=V_{IN\_H}$ to $V_{OUT}=10\%V_S$                                                                          | -   | 10  | 40  | $\mu s$     |
| $t_{OFF\_delay}$          | Turn-OFF delay time                                                                                        | $R_L=12\Omega$ , $V_S=28V$ ,<br>From $V_{IN}=V_{IN\_L}$ to $V_{OUT}=90\%V_S$                                                                          | -   | 20  | 40  | $\mu s$     |
| $t_{sIS(ON)}$             | Current sense settling time to $k_{ILIS}$ function stable after positive input slope on both INput and DEN | $V_{IN}=V_{DEN}=0V$ to 4.5V, $V_S=28V$ ,<br>$R_{IS}=1k\Omega$ , $C_{SENSE}<100pF$ , $I_L=2A$                                                          | -   | -   | 100 | $\mu s$     |
| $t_{sIS(ON\_DEN)}$        | Current sense settling time with load current stable and transition of the DEN                             | $V_{IN}=4.5V$ , $V_{DEN}=0V$ to 4.5V,<br>$R_{IS}=1k\Omega$ , $C_{SENSE}<100pF$ , $I_L=2A$                                                             | -   | -   | 40  | $\mu s$     |
| $t_{sIS(OFF)}$            | Diagnostic disable time DEN transition to $I_{IS}<50\% I_L / k_{ILIS}$                                     | $V_{IN}=4.5V$ , $V_{DEN}=4.5V$ to 0V,<br>$R_{IS}=1k\Omega$ , $C_{SENSE}<100pF$ , $I_L=2A$                                                             | 0   | -   | 20  | $\mu s$     |
| $t_{sIS(LC)}$             | Current sense settling time to $I_{IS}$ stable after positive input slope on current load                  | $V_{IN}=4.5V$ , $V_{DEN}=4.5V$ , $R_{IS}=1k\Omega$ ,<br>$C_{SENSE}<100pF$ , $I_L=1A$ to $I_L=2A$                                                      | -   | -   | 50  | $\mu s$     |
| $I_{IS\_DIS}$             | IS pin leakage current when sense is disabled                                                              | $V_{IN}=4.5V$ , $V_{DEN}=0V$ , $I_L=4A$                                                                                                               | -   | -   | 1   | $\mu A$     |
| $I_{IS(FAULT)}$           | Sense signal maximum current in fault condition                                                            | $V_{IS}=V_{IN}=V_{DSEL}=0V$ , $V_{OUT}=V_S>10V$ ,<br>$V_{DEN}=4.5V$                                                                                   | 5   | -   | 20  | mA          |
| $t_{sIS(FAULT\_OL\_OFF)}$ | Current sense settling time to $I_{IS}$ stable for open load detection in OFF state                        | $V_{IN}=0V$ , $V_{DEN}=0V$ to 4.5V, $R_{IS}=1k\Omega$ ,<br>$C_{SENSE}<100pF$ , $V_{OUT}=V_S=28V$                                                      | -   | -   | 250 | $\mu s$     |
| $t_{sIS(ChC)}$            | Current sense settling time from one channel to another                                                    | $V_{IN0}=V_{IN1}=4.5V$ , $V_{DEN}=4.5V$ ,<br>$V_{DSEL}=0V$ to 4.5V, $R_{IS}=1k\Omega$ ,<br>$C_{SENSE}<100pF$ , $I_{L(OUT0)}=2A$ ,<br>$I_{L(OUT1)}=1A$ | -   | -   | 20  | $\mu s$     |
| $I_{L28(SC)}$             | Load current limitation                                                                                    | $V_{DS}=28V$                                                                                                                                          | -   | 22  | -   | A           |
| $T_{J(SC)}$               | Thermal shutdown temperature                                                                               |                                                                                                                                                       | 150 | -   | -   | $^{\circ}C$ |
| $I_{L(OL)}$               | Open load detection                                                                                        | $V_{IN}=V_{DEN}=4.5V$ , $I_{IS(OL)}=8\mu A$                                                                                                           | -   | -   | 25  | mA          |

|                     |                                                    |                                                                   |      |      |      |    |
|---------------------|----------------------------------------------------|-------------------------------------------------------------------|------|------|------|----|
|                     | threshold in ON state                              |                                                                   |      |      |      |    |
| $V_S - V_{OL(OFF)}$ | Open load detection threshold in OFF state         | $V_{IN}=0V, V_{DEN}=4.5V$                                         | 3    | -    | 5    | V  |
| $V_{IS(AZ)}$        | Sense pin maximum voltage                          | $I_S=5mA$                                                         | 65   | -    | 75   | V  |
| $k_{ILIS1}$         | Current sense ratio<br>$I_{L1}=0.05A$              | $V_{IN}=4.5V, V_{DEN}=4.5V,$<br>$T_J=-40^{\circ}C...150^{\circ}C$ | -30% | 1170 | +30% |    |
| $k_{ILIS2}$         | Current sense ratio<br>$I_{L2}=0.5A$               | $V_{IN}=4.5V, V_{DEN}=4.5V,$<br>$T_J=-40^{\circ}C...150^{\circ}C$ | -20% | 1310 | +20% |    |
| $k_{ILIS3}$         | Current sense ratio<br>$I_{L3}=1A$                 | $V_{IN}=4.5V, V_{DEN}=4.5V,$<br>$T_J=-40^{\circ}C...150^{\circ}C$ | -10% | 1320 | +10% |    |
| $k_{ILIS4}$         | Current sense ratio<br>$I_{L4}=2A$                 | $V_{IN}=4.5V, V_{DEN}=4.5V,$<br>$T_J=-40^{\circ}C...150^{\circ}C$ | -8%  | 1320 | +8%  |    |
| $k_{ILIS5}$         | Current sense ratio<br>$I_{L5}=4A$                 | $V_{IN}=4.5V, V_{DEN}=4.5V,$<br>$T_J=-40^{\circ}C...150^{\circ}C$ | -7%  | 1320 | +7%  |    |
| $V_{DS(REV)}$       | Drain source diode voltage during reverse polarity | $I_L=-2A, T_J=150^{\circ}C$                                       | 200  | -    | 800  | mV |

## 10. Timing diagrams

**Figure 1: Switching a Resistive Load Timing**






Figure shows the typical timing when switching a resistive load


**Figure 2: Switching an Inductive Load Timing**




**Figure 3: SENSE Settling / Disabling Timing**




**Figure 4: SENSE Signal in Open Load Timing**




**Figure 5: Undervoltage Behavior**



**Figure 6: Overtemperature Protection**




**Figure 7:Retry Strategy Timing Diagram**




The channel is allowed to switch ON for 2 times before switching OFF. After "retry" cycles, the channel latches OFF.

## 11. General Product Characteristics

### 11.1 Current Consumption




One Channel Active  $I_{GND\_1} = f(T_A)$




Two Channels Active  $I_{GND\_2} = f(T_A)$


**Standby Current for Whole Device with Load**




**Output leakage current per channel**



### Typical ON-State Resistance



### Current Sense



**12. Truth Table**

| Operation Mode                  | Input level Channel | DEN | Output Level                                                                                  | Diagnostic Output                                                              |
|---------------------------------|---------------------|-----|-----------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------|
| Normal operation                | L<br>H              | H   | L<br>~V <sub>S</sub>                                                                          | L<br>I <sub>IS</sub> =I <sub>L</sub> /K <sub>ILIS</sub>                        |
| Short circuit to GND            | L<br>H              | H   | ~GND<br>~GND                                                                                  | L<br>I <sub>IS</sub> (FAULT)                                                   |
| Overtemperature                 | L<br>H              | H   | L<br>L                                                                                        | L<br>I <sub>IS</sub> (FAULT)                                                   |
| Short circuit to V <sub>S</sub> | L<br>H              | H   | V <sub>S</sub><br>V <sub>S</sub>                                                              | I <sub>IS</sub> (FAULT)<br>I <sub>IS</sub> <I <sub>L</sub> /K <sub>ILIS</sub>  |
| Open Load                       | L<br>L<br>H         | H   | <V <sub>OL(OFF)</sub><br>>V <sub>OL(OFF)</sub> <sup>1)</sup><br>~V <sub>S</sub> <sup>2)</sup> | L<br>I <sub>IS</sub> (FAULT)<br>I <sub>IS</sub> <I <sub>IS</sub> (OL)          |
| Inverse current                 | L<br>H              | H   | ~V <sub>INV</sub><br>~V <sub>INV</sub>                                                        | I <sub>IS</sub> (FAULT)<br>I <sub>IS</sub> <I <sub>IS</sub> (OL) <sup>3)</sup> |
| Current limitation              | H                   | H   | <V <sub>S</sub>                                                                               | I <sub>IS</sub> (FAULT)                                                        |
| Underload                       | H                   | H   | ~V <sub>S</sub> <sup>4)</sup>                                                                 | I <sub>IS</sub> (OL)<I <sub>IS</sub> <I <sub>L</sub> /K <sub>ILIS</sub>        |

L="Low" Level, H="High" Level

- 1) Stable with additional pull-up resistor.
- 2) The output current has to be smaller than I<sub>L</sub>(OL).
- 3) After maximum t<sub>INV</sub>.
- 4) The output current has to be higher than I<sub>L</sub>(OL).

## 13.Functions

### 13.1 Voltage and Current Definition





Figure shows all terms used in this data sheet, with associated convention for positive values.


### 13.2 Input circuit (ESD protection)



The input circuitry is compatible with 3.3 and 5V microcontrollers. The concept of the input pin is to react to voltage thresholds. An implemented Schmitt trigger avoids any undefined state if the voltage on the input pin is slowly increasing or decreasing. The output is either OFF or ON but cannot be in a linear or undefined state. The input circuitry is compatible with PWM applications. Figure shows the electrical equivalent input circuitry. In case the pin is not needed, it must be left opened, or must be connected to device ground (and not module ground) via a 10kΩ input resistor.

The DEN and DSEL pins enable and disable the diagnostic functionality of the device. The pins have the same structure as the INput pins.

### 13.3 Diagnostic Functions




The RM77050DD provides a SENSE current written I<sub>IS</sub> at pin IS. As long as no “hard” failure mode occurs (short circuit to GND / current limitation / overtemperature / excessive dynamic temperature increase or open load at OFF) a proportional signal to the load current (ratio  $k_{ILIS} = I_L / I_{IS}$ ) is provided. The complete IS pin and diagnostic mechanism is described in Figure. The accuracy of the sense current depends on temperature and load current. The sense pin multiplexes the currents I<sub>IS(0)</sub> and I<sub>IS(1)</sub>, via the pin DSEL. Thanks to this multiplexing, the matching between  $k_{ILISCHANNEL0}$  and  $k_{ILISCHANNEL1}$  is optimized. Due to the ESD protection, in connection to V<sub>S</sub>, it is not recommended to share the IS pin with other devices if these devices are using another battery feed. The consequence is that the unsupplied device would be fed via the IS pin of the supplied device.

### Diagnostic Truth Table


| DEN | DSEL       | IS                                |
|-----|------------|-----------------------------------|
| 0   | don't care | Z                                 |
| 1   | 0          | Sense output 0 I <sub>IS(0)</sub> |
| 1   | 1          | Sense output 1 I <sub>IS(1)</sub> |

### 13.4 Overvoltage Protection



There is an integrated clamp mechanism for overvoltage protection ( $Z_{D(AZ)}$ ). to guarantee this mechanism operates properly in the application, the current in the Zener diode has to be limited by a ground resistor.


### 13.5 Reverse Polarity Protection



In case of reverse polarity, the intrinsic body diodes of the power DMOS causes power dissipation. The current in this intrinsic body diode is limited by the load itself. Figure shows a typical application.  $R_{GND}$  resistor is used to limit the current in the Zener protection of the device. Resistors  $R_{DSEL}$ ,  $R_{DEN}$ , and  $R_{IN}$  are used to limit the current in the logic of the device and in the ESD protection stage.  $R_{SENSE}$  is used to limit the current in the sense transistor which behaves as a diode. The recommended value for  $R_{DEN}=R_{DSEL}=R_{IN}=R_{SENSE}=10k\Omega$ .  $Z_{GND}$  is recommended to be a resistor in series to a diode.


During reverse polarity, no protection functions are available.

### 13.6 Output Clamping



When switching OFF inductive loads with high side switches, the voltage  $V_{OUT}$  drops below ground potential, because the inductance intends to continue driving the current. To prevent the destruction of the device by avalanche due to high voltages, there is a voltage clamp mechanism  $Z_{DS(AZ)}$  implemented that limits negative output voltage to a certain level ( $V_S - V_{DS(AZ)}$ ). Please refer to Figure for details. Nevertheless, the maximum allowed load inductance is limited.

### 13.7 Open Load Detection in OFF Electrical Equivalent Circuit




For open load diagnosis in OFF-state, an external output pull-up resistor ( $R_{OL}$ ) is recommended. For the calculation of pull-up resistor value, the leakage currents and the open load threshold voltage  $V_{OL(OFF)}$  have to be taken in to account. Figure gives a sketch of the situation.  $I_{leakage}$  defines the leakage current in the complete system, including  $I_{L(OFF)}$  and external leakages, e.g. due to humidity, corrosion, etc... in the application.

To reduce the stand-by current of the system, an open load resistor switch  $S_{OL}$  is recommended. If the channel x is OFF, the output is no longer pulled down by the load and  $V_{OUT}$  voltage rises to nearly  $V_S$ . This is recognized by the device as an open load. The voltage threshold is given by  $V_{OL(OFF)}$ . In that case, the SENSE signal is switched to the  $I_{S(FAULT)}$ .

An additional  $R_{PD}$  resistor can be used to pull  $V_{OUT}$  to 0V. Otherwise, the OUT pin is floating. This resistor can be used as well for short circuit to battery detection.

## 14.Application Information

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.



Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

### Bill of Material


| Reference                       | Value            | Reference          | Value           |
|---------------------------------|------------------|--------------------|-----------------|
| R <sub>IN</sub>                 | 10kΩ             | C <sub>SENSE</sub> | 10nF            |
| R <sub>DEN</sub>                | 10kΩ             | C <sub>OUT</sub>   | 10nF            |
| R <sub>DSEL</sub>               | 10kΩ             | T1                 | Dual NPN/PNP    |
| R <sub>PD</sub>                 | 47kΩ             | R <sub>GND</sub>   | 150Ω            |
| R <sub>OL</sub>                 | 1.5kΩ            | D                  | BAS21           |
| R <sub>IS</sub> <sup>1)2)</sup> | 1kΩ              | Z                  | 58V Zener diode |
| R <sub>SENSE</sub>              | 2kΩ              | C <sub>VS</sub>    | 100nF           |
| ZD1                             | 6.2V Zener diode |                    |                 |

Notes:

- 1) R<sub>IS</sub> shall be a 1% tolerance resistor;
- 2) If reverse polarity protection is not implemented, select R<sub>IS</sub> in 1206 package.

## 15.Package


### DFN9\*6-14L



Unit :mm

| Symbol | MIN  | NOM  | MAX  |
|--------|------|------|------|
| E      | 5.80 | 6.00 | 6.20 |
| D      | 8.80 | 9.00 | 9.20 |
| E1     | 2.75 | 2.80 | 2.85 |
| D1     | 7.75 | 7.80 | 7.85 |
| K      | 0.55 | 0.6  | 0.65 |
| b      | 0.35 | 0.40 | 0.45 |
| e      | -    | 1.27 | -    |
| A      | 0.90 | 1.00 | 1.12 |
| A3     | -    | 0.25 | -    |
| L      | 0.90 | 1.00 | 1.10 |

## 16.Recommended Soldering Footprint



Unit : mm

| Symbol | NOM  | Symbol | NOM  |
|--------|------|--------|------|
| E1     | 2.9  | b      | 0.5  |
| D1     | 7.85 | e      | 1.27 |
| K      | 0.5  | L      | 1.3  |

**17.Revision History**

| Version | Change Description                                                                                                                                                                                                                                                | Date       |
|---------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------|
| 1.0     | Initial Version.                                                                                                                                                                                                                                                  | 2024/06/12 |
| 2.0     | 1) Added thermal resistance parameter;<br>2) Revised certain parameter in the Electrical Characteristics table;<br>3) Added Bill of Material in the Application Information;<br>4) Revised package dimension tolerances.                                          | 2025/01/03 |
| 2.1     | 1) Added Retry Strategy Timing Diagram;<br>2) Added certain parameter in the Absolute Maximum Ratings section;<br>3) Added curves showing parameter variations with ambient temperature;<br>4) Revised certain parameter in the Electrical Characteristics table. | 2025/06/30 |