

MSKSEMI 美森科

SEMICONDUCTOR



ESD



TVS



TSS



MOV



GDT



PLED

PAM2305DGFADJ-MS

Product specification

GENERAL DESCRIPTION

The PAM2305DGFADJ-MS is high-efficiency, high frequency synchronous step-down DC-DC regulator ICs capable of delivering up to 1.3A output currents. The PAM2305DGFADJ-MS can operate over a wide input voltage range from 2.3V to 6V and integrates main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss. It is ideal for powering portable equipment that runs from a single cell Lithium-Ion (Li+) battery. The output voltage can be regulated as low as 0.6V. The PAM2305DGFADJ-MS can also run at 100% duty cycle for low dropout operation, extending battery life in portable system. This device offers two operation modes, PWM mode and PFM mode switching control, which allows a high efficiency over the wide range of the load.

The PAM2305DGFADJ-MS is offered in a DFN2x2-6L package, and is available in an adjustable version.




Features

- High Efficiency: Up to 96%
- 1.2MHz Constant Frequency Operation
- 1.3A Output Current
- No Schottky Diode Required
- 2.3V to 6V Input Voltage Range
- Output Voltage as Low as 0.6V
- PFM Mode for High Efficiency in Light Load
- 100% Duty Cycle in Dropout Operation
- Low Quiescent Current: 25 μ A
- Slope Compensated Current Mode Control for Excellent Line and Load Transient Response
- Short Circuit Protection
- Thermal Fault Protection
- Inrush Current Limit and Soft Start
- <1 μ A Shutdown Current
- DFN2X2-6L package

APPLICATIONS

- Cellular and Smart Phones
- Wireless and DSL Modems
- PDAs
- Portable Instruments
- Digital Still and Video Cameras
- Set Top Box

Device Summary, Pin and Packages

DFN2x2-6L	Pin Configuration	MARKING
	<p>TOP VIEW</p>  <p>2mm x 2mm, 6-Pin DFN Package</p>	

PIN FUNCTIONS

Pin Name	Pin Number	Description
NC	1	NC
EN	2	Chip Enable Pin. Drive EN above 1.5V to turn on the part. Drive EN below 0.3V to turn it off. Do not leave EN floating.
VIN	3	Power Supply Input.Must be closely decoupled to GND with a 10μF or greater ceramic capacitor.
SW	4	Power Switch Output. It is the switch node connection to Inductor. This pin connects to the drains of the internal P-ch and N-ch MOSFET switches.
GND	5	Analog ground pin
FB	6	Output Voltage Feedback Pin. An internal resistive divider divides the output voltage down for comparison to the internal reference voltage.
EP	-	Exposed Paddle, Connect directly to a ground plane.

Order information

Package	Orderable Device	PackingQty
DFN2x2-6L	PAM2305DGFADJ-MS	Tape and Reel,3000

TYPICALAPPLICATION





Figure 1. Basic Application Circuit



ABSOLUTE MAXIMUM RATINGS (Note 1)

Input Supply Voltage.....	-0.3V to 6.5V	Junction Temperature(Note2).....	150°C
EN,FB Voltages.....	-0.3V to 6.5V	Operating Temperature Range.....	-40°C to 85°C
SW Voltage.....	-0.3V to 6.8V	Lead Temperature(Soldering,10s).....	260°C
Power Dissipation.....	0.8W	Storage Temperature Range.....	-65°C to 150°C
Thermal Resistance θ_{JC}	74°C/W	ESD HBM(Human Body Mode).....	2kV
Thermal Resistance θ_{JA}	115°C/W	ESD MM(Machine Mode).....	200V

ELECTRICAL CHARACTERISTICS (Note 3)

($V_{IN}=V_{EN}=3.6V$, $V_{OUT}=1.8V$, $T_A = 25^\circ C$, unless otherwise noted.)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
Input Voltage Range		2.3		6	V
UVLO Threshold		1.7	1.9	2.1	V
Input Supply Current			25	50	μA
Input Shutdown Current			0.1	1.0	μA
Regulated Feedback Voltage V_{FB}	$T_A = 25^\circ C$ $V_{OUT} = 100\%$	0.588	0.600	0.612	V
Oscillation Frequency	$V_{OUT} = 0V$		1.2		MHz
			300		kHz
On Resistance of PMOS	$I_{SW}=100mA$		300	450	$m\Omega$
On Resistance of NMOS	$I_{SW}=-100mA$		300	450	$m\Omega$
Peak Current Limit	$V_{IN}= 3V$, $V_{OUT} = 90\%$		2.2		A
Turn on delay time	PAM2305DGFADJ-MS		1		mS
OVP	PAM2305DGFADJ-MS		6.5		V
EN High-Level Input Voltage		1.5			V
EN Low-Level Input Voltage				0.4	V
SW Leakage Current	$V_{EN}=0V$, $V_{IN}=V_{SW}=5V$		± 0.01	± 1.0	μA

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.


Note 2: T_J is calculated from the ambient temperature T_A and power dissipation P_D according to the following formula: $T_J = T_A + (P_D) \times (115^\circ C/W)$.

Note 3: 100% production test at $+25^\circ C$. Specifications over the temperature range are guaranteed by design and characterization.


Note 4: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency.

TYPICAL PERFORMANCE CHARACTERISTICS


Eff.—1.2V Output





Eff.—3.3V Output




Load VS Output—1.2V



Load VS Output—3.3V



VIN=5V, Vout=3.3V, ILoad=50mA



VIN=5V, Vout=3.3V, ILoad=1.3A

FUNCTIONAL BLOCK DIAGRAM




Figure 2. PAM2305DGFADJ-MS Block Diagram

FUNCTIONAL DESCRIPTION

PAM2305DGFADJ-MS is a synchronous buck regulator IC that integrates the PWM/PFM control, high-side and low-side MOSFETs on the same die to minimize the switching transition loss and conduction loss. With ultra low $R_{DS(ON)}$ power switches and proprietary PWM control, this regulator IC can achieve the highest efficiency and the highest switch frequency simultaneously to minimize the external inductor and capacitor size, and thus achieving the minimum solution footprint. The PAM2305DGFADJ-MS requires only three external power components (C_{IN} , C_{OUT} and L). The

adjustable version can be programmed with external feedback to any voltage, ranging from 0.6V to the input voltage. At dropout operation, the converter duty cycle increases to 100% and the output voltage tracks the input voltage minus the $R_{DS(ON)}$ drop of the high-side MOSFET. The internal error amplifier and compensation provides excellent transient response, load and line regulation. Soft start function prevents input inrush current and output overshoot during start up.

APPLICATIONS INFORMATION

Setting the Output Voltage

The internal reference voltage V_{REF} is 0.6V (typical), the output voltage is set by a resistive divider according to the following formula:

$$V_{OUT} = 0.6 \times \left(1 + \frac{R1}{R2} \right)$$

The external resistive divider is connected to the output, allowing remote voltage sensing as shown in Figure 1.

Inductor Selection

For most designs, the PAM2305DGFADJ-MS operates with inductors of 1μH to 4.7μH. Low inductance values are physically smaller but require faster switching, which results in some efficiency loss. The inductor value can be derived from the following equation:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{OSC}}$$

Where ΔI_L is inductor Ripple Current. Large value inductors result in lower ripple current and small value inductors result in high ripple current. For optimum voltage-positioning load transients, choose an inductor with DC series resistance in the 50mΩ to 150mΩ range.

Input Capacitor Selection

With the maximum load current at 1.3A, the maximum ripple current through input capacitor is about 0.6Arms. A typical X7R or better grade ceramic capacitor with 6V rating and greater than 10μF capacitance can handle this ripple current well. To minimize

the potential noise problem, place this ceramic capacitor really close to VIN and GND pins. Care should be taken to minimize the loop area formed by C_{IN} , and VIN/GND pins.

Output Capacitor Selection

The output capacitor is required to keep the output voltage ripple small and to ensure regulation loop stability. The output capacitor must have low impedance at the switching frequency. Ceramic capacitors with X5R or X7R dielectrics are recommended due to their low ESR and high ripple current ratings. The

output ripple ΔV_{OUT} is determined by:

$$\Delta V_{OUT} \leq \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{OSC} \times L} \times \left(ESR + \frac{1}{8 \times f_{OSC} \times C_{OUT}} \right)$$


A 10μF ceramic can satisfy most applications.

PCB Layout Recommendations

When laying out the printed circuit board, the following checking should be used to ensure proper operation of the PAM2305DGFADJ-MS. Check the following in your layout:

- The power traces, consisting of the GND trace, the SW trace and the VIN trace should be kept short, direct and wide
- Does the (+) plates of C_{IN} connect to VIN as closely as possible. This capacitor provides the AC current to the internal power MOSFETs.
- Keep the switching node, SW, away from the sensitive V_{OUT} node.
- Keep the (-) plates of C_{IN} and C_{OUT} as close as possible

PACKAGE DESCRIPTION



SYMBOL	MILLMETER		
	MIN	NOM	MAX
A	0.70	0.75	0.8
A1	0	-	0.05
b	0.25	0.3	0.35
c	0.203 TYP		
D	1.95	2.00	2.05
D1	0.90	1.00	1.10
E	1.95	2.00	2.05
E1	1.55	1.60	1.65
E2	0.20 REF		
e	0.65 BSC		
K	0.25 REF		
L	0.20	0.25	0.3

Attention

■ Any and all MSKSEMI Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MSKSEMI Semiconductor representative nearest you before using any MSKSEMI Semiconductor products described or contained herein in such applications.

■ MSKSEMI Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specification of any and all MSKSEMI Semiconductor products described or contained herein.

■ Specifications of any and all MSKSEMI Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

■ MSKSEMI Semiconductor strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

■ In the event that any or all MSKSEMI Semiconductor products (including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

■ No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of MSKSEMI Semiconductor.

■ Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. MSKSEMI Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringement of intellectual property rights or other rights of third parties.

■ Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the MSKSEMI Semiconductor product that you intend to use.