


1.Features

- $V_{DS(V)}=100V$
- $I_D=120A$
- $R_{DS(ON)}<3.7m\Omega(V_{GS}=10V)$
- Improved Gate, Avalanche and Dynamic dv/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability Lead Free
- RoHS Compliant, Halogen-Free

2.Pinning information

Pin	Symbol	Description
1	G	GATE
2	D	DRAIN
3	S	SOURCE

TO-220



3.Absolute Maximum Ratings

Parameter		Symbol	Rating	Units
Continuous Drain Current, $V_{GS}=10V$ (Silicon Limited)	$T_C=25^{\circ}C$	I_D	180 ①	A
Continuous Drain Current, $V_{GS}=10V$ (Silicon Limited)	$T_C=100^{\circ}C$		130 ①	A
Continuous Drain Current, $V_{GS}=10V$ (Wire Bond Limited)	$T_C=25^{\circ}C$		120	A
Pulsed Drain Current ②		I_{DM}	670	A
Maximum Power Dissipation	$T_C=25^{\circ}C$	P_D	370	W
Linear Derating Factor			2.5	W/ $^{\circ}C$
Gate-to-Source Voltage		V_{GS}	± 20	V
Peak Diode Recovery ④		dv/dt	5.3	V/ns
Storage Temperature Range		T_J, T_{STG}	-55 to 175	$^{\circ}C$
Soldering Temperature, for 10 seconds (1.6mm from case)			300	$^{\circ}C$
Mounting torque, 6-32 or M3 screw			10lbin (1.1Nm)	



Single Pulse Avalanche Energy ③	$E_{AS(Thermally\ limited)}$	190	mJ
Avalanche Current ②	I_{AR}	See Fig. 18, 20	A
Repetitive Avalanche Energy ⑤	E_{AR}	22a, 22b	mJ

4.Thermal resistance rating

Parameter	Symbol	Typ	Max	Units
Junction-to-Case ⑨	$R_{\theta JC}$		0.402	°C/W
Case-to-Sink, Flat Greased Surface	$R_{\theta CS}$	0.5		°C/W
Junction-to-Ambient ⑧	$R_{\theta JA}$		62	°C/W



5. Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Drain-to-Source Breakdown Voltage	$V_{(BR)DSS}$	$I_D=250\mu\text{A}$, $V_{GS}=0\text{V}$	100			V
Breakdown Voltage Temp. Coefficient	$\Delta V_{(BR)DSS}/\Delta T_J$	Reference to 25°C , $I_D=5\text{mA}$ ②		0.018		V/ $^\circ\text{C}$
Static Drain-to-Source On-Resistance	$R_{DS(ON)}$	$V_{GS}=10\text{V}$, $I_D=75\text{A}$ ⑤		3.7	8.4	m Ω
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$	2		4	V
Drain-to-Source Leakage Current	I_{DSS}	$V_{DS}=100\text{V}$, $V_{GS}=0\text{V}$			20	μA
		$V_{DS}=100\text{V}$, $V_{GS}=0\text{V}$, $T_J=125^\circ\text{C}$			250	μA
Gate-to-Source Forward Leakage	I_{GSS}	$V_{GS}=20\text{V}$			100	nA
Gate-to-Source Reverse Leakage		$V_{GS}=-20\text{V}$			-100	nA
Forward Transconductance	g_{FS}	$V_{DS}=50\text{V}$, $I_D=75\text{A}$	160			S
Total Gate Charge	Q_g	$I_D=75\text{A}$, $V_{DS}=50\text{V}$, $V_{GS}=10\text{V}$ ⑤		150	210	nC
Gate-to-Source Charge	Q_{gs}			35		nC
Gate-to-Drain ("Miller") Charge	Q_{gd}			43		nC
Gate Resistance	R_G			1.3		Ω
Turn-On Delay Time	$t_{D(on)}$	$V_{DD}=65\text{V}$, $I_D=75\text{A}$ $R_G=2.6\Omega$, $V_{GS}=10\text{V}$ ⑤		25		ns
Rise Time	t_r			67		ns
Turn-Off Delay Time	$t_{D(off)}$			78		ns
Fall Time	t_f			88		ns
Input Capacitance	C_{iss}	$V_{GS}=0\text{V}$, $V_{DS}=50\text{V}$ $f=1\text{MHz}$		9620		pF
Output Capacitance	C_{oss}			670		pF
Reverse Transfer Capacitance	C_{rss}			250		pF
Effective Output Capacitance (Energy Related)	$C_{oss\text{eff.}}(ER)$	$V_{GS}=0\text{V}$, $V_{DS}=0\text{V to } 80\text{V}$ ⑦		820		pF
Effective Output Capacitance (Time Related)	$C_{oss\text{eff.}}(TR)$	$V_{GS}=0\text{V}$, $V_{DS}=0\text{V to } 80\text{V}$ ⑥		950		pF



Diode Characteristics						
Continuous Source Current (Body Diode)	I_S	MOSFET symbol showing the integral reverse p-n junction diode.			170①	A
Pulsed Source Current (Body Diode) ②⑦	I_{SM}				670	A
Diode Forward Voltage	V_{SD}	$T_J=25^\circ\text{C}, I_S=75\text{A}, V_{GS}=0\text{V}$ ⑤			1.3	V
Reverse Recovery Time	t_{rr}	$T_J=25^\circ\text{C}, V_R=85\text{V}$		50	75	ns
		$T_J=125^\circ\text{C}, I_F=75\text{A}$		60	90	ns
Reverse Recovery Charge	Q_{rr}	$T_J=25^\circ\text{C}, di/dt=100\text{A}/\mu\text{s}$ ⑤		94	140	nC
		$T_J=125^\circ\text{C}$		140	210	nC
Reverse Recovery Current	I_{RRM}	$T_J=25^\circ\text{C}$		3.5		A
Forward Turn-On Time	t_{on}	Intrinsic turn-on time is negligible (turn-on is dominated by L_S+L_D)				

Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 120A by source bonding technology. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by T_{Jmax} , starting $T_J=25^\circ\text{C}$, $L=0.033\text{mH}$, $R_G=25\Omega$, $I_{AS}=108\text{A}$, $V_{GS}=10\text{V}$. Part not recommended for use above this value.
- ④ $I_{SD} \leq 75\text{A}$, $di/dt \leq 630\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(BR)DSS}$, $T_J \leq 175^\circ\text{C}$.
- ⑤ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
- ⑥ C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑦ C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑧ R_θ is measured at T_J approximately 90°C .



6.1 Typical Characteristics

Figure 1: Typical On-Resistance vs. Gate Voltage	Figure 2: Typical Output Characteristics
Figure 3: Typical Output Characteristics	Figure 4: Normalized On-Resistance vs. Temperature
Figure 5: Typical Capacitance vs. Drain-to-Source Voltage	Figure 6: Typical Gate Charge vs.



6.2Typical Characteristics

Figure 7: Typical Capacitance vs. Drain-to-Source Voltage	Figure 8: Maximum Safe Operating Area
Figure 9: Maximum Drain Current vs. Case Temperature	Figure 10: Drain-to-Source Breakdown Voltage
Figure 11: Typical C_OSS Stored Energy	Figure 12: Maximum Avalanche Energy vs. DrainCurrent



6.3Typical Characteristics




Figure 13: Threshold Voltage vs. Temperature




Figure 14: Typical Recovery Current vs. dif/dt




Figure 15: Typical Recovery Current vs. dif/dt




Figure 16: Typical Stored Charge vs. dif/dt




Figure 17: Typical Stored Charge vs. di_F/dt




Figure 18: Maximum Avalanche Energy vs. Temperature



6.4Typical Characterisitics




Figure 19: Maximum Effective Transient Thermal Impedance, Junction-to-Case




Figure 20: Typical Avalanche Current vs. Pulse width




Figure 21a: Unclamped Inductive Test Circuit




Figure 21b: Unclamped Inductive Waveforms




Figure 22a: Switching Time Test Circuit




Figure 22b: Switching Time Waveforms




Figure 23a: Gate Charge Test Circuit




Figure 23b: Gate Charge Waveform



Notes on Repetitive Avalanche Curves , Figures 18, 20:

1. Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} .

This is validated for every part type.

2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.

3. Equation below based on circuit and waveforms shown in Figures 23a, 23b.

4. $P_{D(ave)}$ = Average power dissipation per single avalanche pulse.

5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).

6. I_{av} = Allowable avalanche current.

7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 18, 20).

t_{av} = Average time in avalanche.

D = Duty cycle in avalanche = $t_{av} \cdot f$

$Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figure 19)


$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$

$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$

$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$



7.Package Mechanical Data TO-220




DIMENSIONS (mm are the original dimensions)

Symbol	Dimensions(mm)	Symbol	Dimensions(mm)	Symbol	Dimensions(mm)
A	10.0±0.3	C1	1.3±0.2	L	13.2±0.4
A1	8.0±0.2	D	0.8±0.2	M	1.38±0.1
A2	0.94±0.1	D1	0.5±0.1	M1	1.28±0.1
A3	8.7±0.1	E	10.0±0.3	N	2.54(typ)
B	15.6±0.4	F	2.8±0.1	P	2.4±0.3
B1	13.2±0.2	H	3.6±0.1	Q	9.15±0.25
C	4.5±0.2	K	3.1±0.2		



8.Ordering information



yy: Year Code
ww: Week Code

Order Code	Package	Base QTY	Delivery Mode
UMW IRFB4110	TO-220	1000	Tube and box



9.Disclaimer

UMW reserves the right to make changes to all products, specifications. Customers should obtain the latest version of product documentation and verify the completeness and currency of the information before placing an order.

When applying our products, please do not exceed the maximum rated values, as this may affect the reliability of the entire system. Under certain conditions, any semiconductor product may experience faults or failures. Buyers are responsible for adhering to safety standards and implementing safety measures during system design, prototyping, and manufacturing when using our products to prevent potential failure risks that could lead to personal injury or property damage.

Unless explicitly stated in writing, UMW products are not intended for use in medical, life-saving, or life-sustaining applications, nor for any other applications where product failure could result in personal injury or death. If customers use or sell the product for such applications without explicit authorization, they assume all associated risks.

When reselling, applying, or exporting, please comply with export control laws and regulations of China, the United States, the United Kingdom, the European Union, and other relevant countries, regions, and international organizations.

This document and any actions by UMW do not grant any intellectual property rights, whether express or implied, by estoppel or otherwise. The product names and marks mentioned herein may be trademarks of their respective owners.