


1.Features

- $V_{DS(V)} = -30V$, $Q_g = 29.5nC$
- $R_{DS(ON)} < 11m\Omega (V_{GS} = -10V)$, $I_D = -10A$
- $R_{DS(ON)} < 15m\Omega (V_{GS} = -4.5V)$, $I_D = -8A$

3.Pinning information

Pin	Symbol	Description
1,2,3	S	SOURCE
4	G	GATE
5,6,7,8	D	DRAIN

SOP-8



4.Absolute Maximum Ratings $T_A = 25^\circ C$

Parameter		Symbol	Maximum	Units
Drain-Source Voltage		V_{DS}	-30	V
Gate-Source Voltage		V_{GS}	± 20	
Continuous Drain Current ($T_J = 150^\circ C$)	$T_C = 25^\circ C$	I_D	-13.5	A
	$T_C = 70^\circ C$		-11.9	
	$T_A = 25^\circ C$		-10.9 ^{a,b}	
	$T_A = 70^\circ C$		-8.6 ^{a,b}	
Pulsed Drain Current		I_{DM}	-50	
Continuous Source-Drain Diode Current	$T_C = 25^\circ C$	I_S	-4.1	
	$T_A = 25^\circ C$		-2.2	
Avalanche current	L = 0.1 mH	I_{AS}	-20	mJ
Single-pulse avalanche energy		E_{AS}	20	
Maximum Power Dissipation	$T_C = 25^\circ C$	P_D	5	W
	$T_C = 70^\circ C$		3.2	W
	$T_A = 25^\circ C$		2.7 ^{a,b}	W
	$T_A = 70^\circ C$		1.7 ^{a,b}	W
Storage Temperature Range		T_J, T_{STG}	-55 to 150	$^\circ C$



5.Thermal Resistance Rating

Parameter		Symbol	Typ	Max	Units
Maximum Junction-to-Ambient ^{a,c}	t ≤10s	R _{thJA}	38	46	°C/W
Maximum Junction-to-Foot	Steady-State	R _{thJF}	20	25	°C/W

Notes:

- a. Surface mounted on 1" x 1" FR4 board.
- b. t =10s.
- c. Maximum under Steady State conditions is 85 °C/W.
- d. Based on T_C=25 °C.



6. $T_J=25^{\circ}\text{C}$ unless otherwise noted

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static						
Drain-Source Breakdown Voltage	V_{DS}	$V_{DS}=0\text{V}$, $I_D=-250\mu\text{A}$	-30			V
V_{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$	$I_D=-250\mu\text{A}$		-34		mV/ $^{\circ}\text{C}$
$V_{GS(th)}$ Temperature Coefficient	$\Delta V_{GS(th)}/T_J$			5.3		
Gate-Source Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_D=-250\mu\text{A}$	-1.4		-2.5	V
Gate-Source Leakage	I_{GSS}	$V_{DS}=0\text{V}$, $V_{GS}=\pm 25\text{V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=-30\text{V}$, $V_{GS}=0\text{V}$			-1	μA
		$V_{DS}=-30\text{V}$, $V_{GS}=0\text{V}$, $T_J=55^{\circ}\text{C}$			-5	
On-State Drain Current ^a	$I_{D(ON)}$	$V_{DS}\geq -10\text{V}$, $V_{GS}=-10\text{V}$	-30			A
Drain-Source On-State Resistance ^a	$R_{DS(ON)}$	$V_{GS}=-10\text{V}$, $I_D=-10\text{A}$		11		m Ω
		$V_{GS}=-4.5\text{V}$, $I_D=-8\text{A}$		15		
Forward Transconductance ^a	g_{FS}	$V_{DS}=-10\text{V}$, $I_D=-10\text{A}$		28		S
Dynamic^b						
Input Capacitance	C_{iss}	$V_{DS}=-15\text{V}$, $V_{GS}=0\text{V}$, $f=1\text{MHz}$		2550		pF
Output Capacitance	C_{oss}			455		
Reverse Transfer Capacitance	C_{rss}			390		
Total Gate Charge	Q_g	$V_{DS}=-15\text{V}$, $V_{GS}=-10\text{V}$, $I_D=-10\text{A}$		57	86	nC
		$V_{DS}=-15\text{V}$, $V_{GS}=-4.5\text{V}$		29.5	45	
Gate Source Charge	Q_{gs}	$I_D=-10\text{A}$		8		
Gate Drain Charge	Q_{gd}			22		
Gate Resistance	R_g	$f=1\text{MHz}$	0.5	2.2	4.4	Ω
Turn-On DelayTime	$t_{D(on)}$	$V_{DD}=-15\text{V}$, $R_L=1.5\Omega$ $I_D=-10\text{A}$, $V_{GEN}=-10\text{V}$ $R_g=1\Omega$		13	25	ns
Rise Time	t_r			12	24	
Turn-Off DelayTime	$t_{D(off)}$			40	70	
Fall Time	t_f			9	18	



Turn-On DelayTime	t _{D(on)}	V _{DD} =-15V, R _L =1.5Ω I _D ∞-10A, V _{GEN} =-4.5V R _g =1Ω		48	80	ns
Rise Time	t _r			92	160	ns
Turn-Off DelayTime	t _{D(off)}			34	60	ns
Fall Time	t _f			19	35	ns
Drain-Source Body Diode Characteristics						
Continuous Source-Drain Diode Current	I _S	T _C =25°C			-4.1	A
Pulse Diode Forward Current ^a	I _{SM}				-60	A
Body Diode Voltage	V _{SD}	I _S =-3A, V _{GS} =0V		-0.75	-1.2	V
Body Diode Reverse Recovery Time	t _{rr}	I _F =-10A, dI/dt=100A/μs T _J =25°C		27	45	ns
Body Diode Reverse Recovery Charge	Q _{rr}			16	27	nC
Reverse Recovery Fall Time	t _a			12		ns
Reverse Recovery Rise Time	t _b			15		ns

Notes:

- a. Pulse test; pulse width $\leq 300 \mu s$, duty cycle $\leq 2 \%$.
- b. Guaranteed by design, not subject to production testing.



7.1 Typical Characteristics




Figure 1: Output Characteristics




Figure 2: Transfer Characteristics




Figure 3: On-Resistance vs. Drain Current




Figure 4: Capacitance




Figure 5: Gate Charge




Figure 6: On-Resistance vs. Junction Temperature



7.2 Typical Characteristics




Figure 7: Source-Drain Diode Forward Voltage




Figure 8: On-Resistance vs. Gate-to-Source Voltage




Figure 9: Threshold Voltage





Figure 10: Single Pulse Power, Junction-to-Ambient



V_{DS} - Drain-to-Source Voltage (V)* $V_{GS} >$ minimum V_{GS} at which $R_{DS(on)}$ is specified

Figure 11: Safe Operating Area, Junction-to-Ambient



7.3Typical Characterisitics




Figure 12: Current Derating*




Figure 13: Power, Junction-to-Foot




Figure 14: Power, Junction-to-Ambient

* The power dissipation P_D is based on T_{J(max)} = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



7.4Typical Characterisitics




Figure 15: Normalized Thermal Transient Impedance, Junction-to-Ambient





Figure 16: Normalized Thermal Transient Impedance, Junction-to-Case



8.SOP-8 Package Outline Dimensions




DIMENSIONS (mm are the original dimensions)

Symbol	A	A1	A2	A3	b	c	D	E	E1	e	h	L
Min	-	0.05	1.30	0.60	0.39	0.20	4.80	5.80	3.80	1.24	0.30	0.50
Max	1.75	0.20	1.50	0.70	0.47	0.24	5.00	6.20	4.00	1.30	0.50	0.80

Symbol	L1	θ
Min	1.00	0°
Max	1.10	8°



9.Ordering information



yy: Year Code
ww: Week Code

Order Code	Package	Base QTY	Delivery Mode
UMW TPC8107	SOP-8	3000	Tape and reel



10.Disclaimer

UMW reserves the right to make changes to all products, specifications. Customers should obtain the latest version of product documentation and verify the completeness and currency of the information before placing an order.

When applying our products, please do not exceed the maximum rated values, as this may affect the reliability of the entire system. Under certain conditions, any semiconductor product may experience faults or failures. Buyers are responsible for adhering to safety standards and implementing safety measures during system design, prototyping, and manufacturing when using our products to prevent potential failure risks that could lead to personal injury or property damage.

Unless explicitly stated in writing, UMW products are not intended for use in medical, life-saving, or life-sustaining applications, nor for any other applications where product failure could result in personal injury or death. If customers use or sell the product for such applications without explicit authorization, they assume all associated risks.

When reselling, applying, or exporting, please comply with export control laws and regulations of China, the United States, the United Kingdom, the European Union, and other relevant countries, regions, and international organizations.

This document and any actions by UMW do not grant any intellectual property rights, whether express or implied, by estoppel or otherwise. The product names and marks mentioned herein may be trademarks of their respective owners.