

1.Features

- $V_{DS(V)}=60V$
- $I_D=71A$
- $R_{DS(ON)}<7.9m\Omega(V_{GS}=5V)$

2.Applications

- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies


2.1Applications

- Brushed motor drive applications
- BLDC motor drive applications
- Battery powered circuits

3.Pinning information

Pin	Symbol	Description
1	G	GATE
3	S	SOURCE
2	D	DRAIN

TO-252(DPAK)
top view



4.Absolute Maximum Ratings

Parameter		Symbol	Rating	Units
Continuous Drain Current, V_{GS} @ 10V(Silicon Limited)	$T_C=25^{\circ}C$	I_D	71 ①	A
Continuous Drain Current, V_{GS} @ 10V (Silicon Limited)	$T_C=100^{\circ}C$		50 ①	A
Continuous Drain Current, V_{GS} @ 10V (Wire Bond Limited)	$T_C=25^{\circ}C$		56	A
Pulsed Drain Current ②		I_{DM}	280	A
Maximum Power Dissipation	$T_C=25^{\circ}C$	P_D	99	W
Linear Derating Factor			0.66	W/ $^{\circ}C$
Gate-to-Source Voltage		V_{GS}	± 20	V
Operating Junction and Storage Temperature Range		T_J, T_{STG}	-55 to 175	$^{\circ}C$
Soldering Temperature, for 10 seconds (1.6mm from case)			300	$^{\circ}C$



Single Pulse Avalanche Energy ③	$E_{AS(Thermally\ limited)}$	120	mJ
Single Pulse Avalanche Energy ⑨	$E_{AS(Thermally\ limited)}$	178	mJ
Avalanche Current ②	I_{AR}	See Fig 21,17, 23a, 23b	A
Repetitive Avalanche Energy ②	E_{AR}		mJ
Junction-to-Case ⑧	$R_{\theta JC}$	1.52	°C/W
Junction-to-Ambient (PCB Mount)	$R_{\theta JA}$	50	°C/W
Junction-to-Ambient	$R_{\theta JA}$	100	°C/W



5. Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Drain-to-Source Breakdown Voltage	$V_{(BR)DSS}$	$I_D=250\mu\text{A}$, $V_{GS}=0\text{V}$	60			V
Breakdown Voltage Temp. Coefficient	$\Delta V_{(BR)DSS}/\Delta T_J$	$I_D=1\text{mA}$, Reference to 25°C		47		mV/ $^\circ\text{C}$
Static Drain-to-Source On-Resistance	$R_{DS(ON)}$	$V_{GS}=10\text{V}$, $I_D=43\text{A}$		6.6	7.9	m Ω
		$V_{GS}=6\text{V}$, $I_D=21\text{A}$		8.5		m Ω
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_D=100\mu\text{A}$	2.1		3.7	V
Drain-to-Source Leakage Current	I_{DSS}	$V_{DS}=60\text{V}$, $V_{GS}=0\text{V}$			1	μA
		$V_{DS}=60\text{V}$, $V_{GS}=0\text{V}$, $T_J=125^\circ\text{C}$			150	μA
Gate-to-Source Forward Leakage	I_{GSS}	$V_{GS}=20\text{V}$			100	nA
Gate-to-Source Reverse Leakage		$V_{GS}=-20\text{V}$			-100	nA
Gate Resistance	R_g			1.5		Ω
Forward Transconductance	g_{FS}	$V_{DS}=25\text{V}$, $I_D=43\text{A}$	56			S
Total Gate Charge	Q_g	$I_D=43\text{A}$, $V_{DS}=30\text{V}$, $V_{GS}=10\text{V}$		58	87	nC
Gate-to-Source Charge	Q_{gs}			14		nC
Gate-to-Drain ("Miller") Charge	Q_{gd}			18		nC
Total Gate Charge Sync. (Q_g-Q_{gd})	Q_{sync}			26		nC
Turn-On Delay Time	$t_{D(on)}$	$V_{DD}=30\text{V}$, $I_D=43\text{A}$ $R_G=2.7\Omega$, $V_{GS}=10\text{V}$ ⑤		8.1		ns
Rise Time	t_r			28		ns
Turn-Off Delay Time	$t_{D(off)}$			36		ns
Fall Time	t_f			20		ns
Input Capacitance	C_{iss}	$V_{GS}=0\text{V}$, $V_{DS}=25\text{V}$ See Fig. 7, $f=1\text{MHz}$		3020		pF
Output Capacitance	C_{oss}			280		pF
Reverse Transfer Capacitance	C_{rss}			180		pF
Effective Output Capacitance (Energy Related)	$C_{oss\text{eff.}}(ER)$	$V_{GS}=0\text{V}$, $V_{DS}=0\text{V to }48\text{V}$ ⑦		290		pF
Effective Output Capacitance (Time Related)	$C_{oss\text{eff.}}(TR)$	$V_{GS}=0\text{V}$, $V_{DS}=0\text{V to }48\text{V}$ ⑥		370		pF



Diode Characteristics						
Continuous Source Current (Body Diode)	I_S	MOSFET symbol showing the integral reverse p-n junction diode.			71 ^①	A
Pulsed Source Current (Body Diode) ^②	I_{SM}				280	A
Diode Forward Voltage	V_{SD}	$T_J=25^{\circ}\text{C}, I_S=43\text{A}, V_{GS}=0\text{V}$ ^⑤			1.2	V
Peak Diode Recovery dv/dt	dv/dt	$T_J=175^{\circ}\text{C}, I_S=43\text{A}, V_{GS}=60\text{V}$ ^④		12		V/ns
Reverse Recovery Time	t_{rr}	$T_J=25^{\circ}\text{C}, V_{DD}=51\text{V}$		26		ns
		$T_J=125^{\circ}\text{C}, I_F=43\text{A}$		29		ns
Reverse Recovery Charge	Q_{rr}	$T_J=25^{\circ}\text{C}, di/dt=100\text{A}/\mu\text{s}$ ^⑤		22		nC
		$T_J=125^{\circ}\text{C}$		30		nC
Reverse Recovery Current	I_{RRM}	$T_J=25^{\circ}\text{C}$		1.5		A

Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 56A by source bonding technology. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements. (Refer to AN-1140).
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by T_{Jmax} , starting $T_J = 25^{\circ}\text{C}$, $L = 130\mu\text{H}$, $R_G = 50\Omega$, $I_{AS} = 43\text{A}$, $V_{GS} = 10\text{V}$.
- ④ $I_{SD} \leq 43\text{A}$, $di/dt \leq 1020\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(BR)DSS}$, $T_J \leq 175^{\circ}\text{C}$.
- ⑤ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
- ⑥ C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑦ C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑧ R_{θ} is measured at T_J approximately 90°C .
- ⑨ Limited by T_{Jmax} starting $T_J = 25^{\circ}\text{C}$, $L = 1\text{mH}$, $R_G = 50\Omega$, $I_{AS} = 19\text{A}$, $V_{GS} = 10\text{V}$.



6.1 Typical Characteristics




Figure 1: Typical On-Resistance vs. Gate Voltage




Figure 2: Typical Output Characteristics




Figure 3: Typical Output Characteristics




Figure 4: Normalized On-Resistance vs. Temperature




Figure 5: Typical Capacitance vs. Drain-to-Source Voltage




Figure 6: Typical Gate Charge vs.



6.2 Typical Characteristics




Figure 7: Typical Capacitance vs. Drain-to-Source Voltage




Figure 8: Maximum Safe Operating Area




Figure 9: Drain-to-Source Breakdown Voltage




Figure 10: Typical C_{oss} Stored Energy




Figure 11: Typical On-Resistance vs. Drain Current




Figure 12: Typical Stored Charge vs. di/dt



6.3 Typical Characteristics




Figure 13: Threshold Voltage vs. Temperature





Figure 14: Typical Recovery Current vs. di_F/dt Figure 15: Typical Recovery Current vs. di_F/dt Figure 16: Typical Stored Charge vs. di_F/dt 

Figure 17: Maximum Avalanche Energy vs. Temperature



6.4 Typical Characteristics




Figure 18: Typical On-Resistance vs. Gate Voltage




Figure 19: Maximum Drain Current vs. Case Temperature




Figure 20: Maximum Effective Transient Thermal Impedance, Junction-to-Case




Figure 21: Typical Avalanche Current vs. Pulse width



Notes on Repetitive Avalanche Curves , Figures 21, 17:

1. Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} .

This is validated for every part type.

2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.

3. Equation below based on circuit and waveforms shown in Figures 23a, 23b.

4. $P_{D(ave)}$ = Average power dissipation per single avalanche pulse.

5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).

6. I_{av} = Allowable avalanche current.

7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 20, 21).

t_{av} = Average time in avalanche.

D = Duty cycle in avalanche = $t_{av} \cdot f$

$Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figure 18)

$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$

$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$

$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$





Figure 22: Peak Diode Recovery dv/dt Test Circuit for N-Channel Power MOSFETs




Figure 23a: Unclamped Inductive Test Circuit




Figure 23b: Unclamped Inductive Waveforms




Figure 24a: Switching Time Test Circuit




Figure 24b: Switching Time Waveforms




Figure 25a: Gate Charge Test Circuit





Figure 25b: Gate Charge Waveform



7.TO-252 Package Outline Dimensions




DIMENSIONS (mm are the original dimensions)

Symbol	A1	A2	A3	b	c	D	D1	D2	E	E1	E2	e	L1	L2	L3	θ
Min	0.00	2.18	0.90	0.65	0.46	6.35	4.95	4.32	9.40	5.97	5.21	2.286 BSC	0.89	1.70	0.60	0.00
Max	0.13	2.39	1.10	0.85	0.61	6.73	5.46	4.90	10.41	6.22	5.38		1.27	1.90	1.00	8.00



8.Ordering information



yy: Year Code
ww: Week Code

Order Code	Package	Base QTY	Delivery Mode
UMW IRFR7546TR	TO-252	2500	Tape and reel



9.Disclaimer

UMW reserves the right to make changes to all products, specifications. Customers should obtain the latest version of product documentation and verify the completeness and currency of the information before placing an order.

When applying our products, please do not exceed the maximum rated values, as this may affect the reliability of the entire system. Under certain conditions, any semiconductor product may experience faults or failures. Buyers are responsible for adhering to safety standards and implementing safety measures during system design, prototyping, and manufacturing when using our products to prevent potential failure risks that could lead to personal injury or property damage.

Unless explicitly stated in writing, UMW products are not intended for use in medical, life-saving, or life-sustaining applications, nor for any other applications where product failure could result in personal injury or death. If customers use or sell the product for such applications without explicit authorization, they assume all associated risks.

When reselling, applying, or exporting, please comply with export control laws and regulations of China, the United States, the United Kingdom, the European Union, and other relevant countries, regions, and international organizations.

This document and any actions by UMW do not grant any intellectual property rights, whether express or implied, by estoppel or otherwise. The product names and marks mentioned herein may be trademarks of their respective owners.