

1.Features

This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low $R_{DS(ON)}$ and fast switching speed.

2.2Features

- High Performance Trench Technology for Extremely Low $R_{DS(ON)}$

2.1Features


- $V_{DS(V)}=30V$
- $I_D=7.5A$
- $R_{DS(ON)}<18m\Omega(V_{GS}=10V)$
- $R_{DS(ON)}<21m\Omega(V_{GS}=4.5V)$
- Low Gate Charge

- High Power and Current Handling Capability

3.Pinning information

Pin	Symbol	Description
1,3	S	SOURCE
2,4	G	GATE
5,6,7,8	D	DRAIN

SOP-8



4.Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

Parameter	Symbol	Rating	Units
Drain-Source Voltage	V_{DSS}	30	V
Gate-Source Voltage	V_{GS}	± 20	
Drain Current Continuous ($T_A=25^\circ C, V_{GS}=10V, R_{\theta JA}=50^\circ C/W$)	I_D	7.5	A
Continuous ($T_A=25^\circ C, V_{GS}=4.5V, R_{\theta JA}=50^\circ C/W$)		6.9	
Pulsed		49	
Single Pulse Avalanche Energy (Note 1)	E_{AS}	57	mJ
Power Dissipation	P_D	1.6	W
Derate above $25^\circ C$		13	mW/ $^\circ C$
Storage Temperature	T_J, T_{STG}	-55 to 150	$^\circ C$



5. Thermal Characteristics

Parameter	Symbol	Rating	Units
Thermal Resistance, Junction to Case (Note 2)	$R_{\theta JC}$	40	$^{\circ}C/W$
Thermal Resistance, Junction to Ambient (Note 2a)	$R_{\theta JA}$	78	$^{\circ}C/W$
Thermal Resistance, Junction to Ambient (Note 2b)	$R_{\theta JA}$	135	$^{\circ}C/W$

Notes:

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Starting $T_J=25^{\circ}C$, $L=1mH$, $I_{AS}=7.5A$, $V_{DD}=30V$, $V_{GS}=10V$.

2. $R_{\theta JA}$ is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.

$R_{\theta JC}$ is guaranteed by design while $R_{\theta JA}$ is determined by the user's board design.

- $78^{\circ}C/W$ when mounted on a 0.5 in^2 pad of 2 oz copper.
- $125^{\circ}C/W$ when mounted on a 0.02 in^2 pad of 2 oz copper.
- $135^{\circ}C/W$ when mounted on a minimum pad.



6. Electrical Characteristics ($T_J=25^\circ\text{C}$ unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Drain-Source Breakdown Voltage	BV_{DSS}	$I_D=250\mu\text{A}$, $V_{GS}=0\text{V}$	30			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS}=24\text{V}$, $V_{GS}=0\text{V}$			1	μA
		$V_{DS}=24\text{V}$, $V_{GS}=0\text{V}$, $T_J=150^\circ\text{C}$			250	μA
Gate to Source Leakage Current	I_{GSS}	$V_{GS}=\pm 20\text{V}$			± 100	nA
Gate to Source Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$	1.2		2.5	V
Drain to Source On Resistance	$R_{DS(on)}$	$I_D=7.5\text{A}$, $V_{GS}=10\text{V}$		14	18	m Ω
		$I_D=6.9\text{A}$, $V_{GS}=4.5\text{V}$		17	21	m Ω
		$I_D=7.5\text{A}$, $V_{GS}=10\text{V}$, $T_C=150^\circ\text{C}$		22	29	m Ω
Input Capacitance	C_{iss}	$V_{DS}=15\text{V}$, $V_{GS}=0\text{V}$, $f=1\text{MHz}$		907	1270	pF
Output Capacitance	C_{oss}			191		pF
Reverse Transfer Capacitance	C_{rss}			112		pF
Gate Resistance	R_g	$V_{GS}=0.5\text{V}$, $f=1\text{MHz}$		1.2	4	Ω
Total Gate Charge at 10V	$Q_{g(TOT)}$	$V_{GS}=0\text{V}$ to 10V	$V_{DD}=15\text{V}$ $I_D=7.5\text{A}$	17	26	nC
Total Gate Charge at 5V	$Q_{g(5)}$	$V_{GS}=0\text{V}$ to 5V		9	14	nC
Gate to Source Gate Charge	Q_{gs}	$V_{DD}=15\text{V}$, $I_D=7.5\text{A}$		2.3		nC
Gate Charge Threshold to Plateau	Q_{gs2}			1.5		nC
Gate to Drain "Miller" Charge	Q_{gd}			3.3		nC
Turn-On Time	t_{on}	$V_{DD}=15\text{V}$, $I_D=7.5\text{A}$ $V_{GS}=10\text{V}$, $R_{GS}=16\Omega$		44	66	ns
Turn-On Delay Time	$t_{D(on)}$			7	10.5	ns
Rise Time	t_r			37	55.5	ns
Turn-Off Delay Time	$t_{D(off)}$			48	72	ns
Fall Time	t_f			24	36	ns
Turn-Off Time	t_{off}			72	108	ns




Source to Drain Diode Voltage	V_{SD}	$I_{SD}=7.5A$			1.25	V
		$I_{SD}=2.1A$			1	V
Reverse Recovery Time	t_{rr}	$I_{SD}=7.5A, dI_{SD}/dt=100A/\mu s$		19	25	ns
Reverse Recovered Charge	Q_{rr}	$I_{SD}=7.5A, dI_{SD}/dt=100A/\mu s$		10	13	nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.



7.1 Typical Characteristics






7.2 Typical Characteristics

<p>I_{AS}, Avalanche Current (A)</p> <p>t_{AV}, Time In Avalanche(ms)</p> <p>STARTING $T_J = 25^\circ\text{C}$</p> <p>STARTING $T_J = 150^\circ\text{C}$</p> <p>If $R = 0$ $t_{AV} = (L / I_{AS}) / (1.3 * \text{RATED } BV_{DS} - V_{DD})$ If $R \neq 0$ $t_{AV} = (L / R) \ln \left(\frac{I_{AS} * R}{(1.3 * \text{RATED } BV_{DS} - V_{DD})} + 1 \right)$</p>	<p>I_D, Drain Current (A)</p> <p>V_{DS}, Drain to Source Voltage (V)</p> <p>PULSE DURATION = 80 μs DUTY CYCLE = 0.5% MAX $V_{DS} = 5 \text{ V}$</p> <p>$T_J = 25^\circ\text{C}$</p> <p>$T_J = 150^\circ\text{C}$</p> <p>$T_J = -55^\circ\text{C}$</p>
<p>Figure 5: Unclamped Inductive Switching Capability</p>	<p>Figure 6: Transfer Characteristics</p>
<p>I_D, Drain Current (A)</p> <p>V_{DS}, Drain to Source Voltage (V)</p> <p>PULSE DURATION = 80 μs DUTY CYCLE = 0.5% MAX</p> <p>$V_{GS} = 10 \text{ V}$</p> <p>$V_{GS} = 4.5 \text{ V}$</p> <p>$V_{GS} = 5 \text{ V}$</p> <p>$V_{GS} = 3.5 \text{ V}$</p> <p>$V_{GS} = 3 \text{ V}$</p>	<p>$R_{DS(on)}$, Drain to Source On Resistance(mΩ)</p> <p>V_{GS}, Gate to Source Voltage (V)</p> <p>PULSE DURATION = 80 μs DUTY CYCLE = 0.5% MAX</p> <p>$I_D = 10.2 \text{ A}$</p> <p>$I_D = 1 \text{ A}$</p>
<p>Figure 7: Saturation Characteristics</p>	<p>Figure 8: Drain to Source On Resistance vs Gate Voltage and Drain Current</p>
<p>Normalized Drain To Source On Resistance</p> <p>T_J, Junction Temperature ($^\circ\text{C}$)</p> <p>PULSE DURATION = 80 μs DUTY CYCLE = 0.5% MAX</p> <p>$V_{GS} = 10 \text{ V}, I_D = 10.2 \text{ A}$</p>	<p>Normalized Gate Threshold Voltage</p> <p>T_J, Junction Temperature ($^\circ\text{C}$)</p> <p>$V_{GS} = V_{DS}, I_D = 250 \mu\text{A}$</p>
<p>Figure 9: Normalized Drain to Source On Resistance vs Junction Temperature</p>	<p>Figure 10: Normalized Gate Threshold Voltage vs Junction Temperature</p>




7.3 Typical Characteristics





8.SOP-8 Package Outline Dimensions




DIMENSIONS (mm are the original dimensions)

Symbol	A	A1	A2	A3	b	c	D	E	E1	e	h	L
Min	-	0.05	1.30	0.60	0.39	0.20	4.80	5.80	3.80	1.24	0.30	0.50
Max	1.75	0.20	1.50	0.70	0.47	0.24	5.00	6.20	4.00	1.30	0.50	0.80

Symbol	L1	θ
Min	1.00	0°
Max	1.10	8°



9. Ordering information



yy: Year Code
ww: Week Code

Order Code	Package	Base QTY	Delivery Mode
UMW FDS8978	SOP-8	3000	Tape and reel



10.Disclaimer

UMW reserves the right to make changes to all products, specifications. Customers should obtain the latest version of product documentation and verify the completeness and currency of the information before placing an order.

When applying our products, please do not exceed the maximum rated values, as this may affect the reliability of the entire system. Under certain conditions, any semiconductor product may experience faults or failures. Buyers are responsible for adhering to safety standards and implementing safety measures during system design, prototyping, and manufacturing when using our products to prevent potential failure risks that could lead to personal injury or property damage.

Unless explicitly stated in writing, UMW products are not intended for use in medical, life-saving, or life-sustaining applications, nor for any other applications where product failure could result in personal injury or death. If customers use or sell the product for such applications without explicit authorization, they assume all associated risks.

When reselling, applying, or exporting, please comply with export control laws and regulations of China, the United States, the United Kingdom, the European Union, and other relevant countries, regions, and international organizations.

This document and any actions by UMW do not grant any intellectual property rights, whether express or implied, by estoppel or otherwise. The product names and marks mentioned herein may be trademarks of their respective owners.