

## 1. Description

The UMW TCA9546 series are a 4-channel bidirectional data transmission switch controlled by the I<sup>2</sup>C bus. The upstream host selects one or more downstream slaves through the SCL and SDA pins of the chip and performs specified data transmission. UMW TCA9546 series support selecting any combination of downstream channel slaves.

UMW TCA9546 provide a low-active reset pin RESET. If the I<sup>2</sup>C bus of a downstream slave is locked, the RESET pulled low to reset the pin can be UMW TCA9546 series, thereby no longer selecting the downstream slave and releasing the locked I<sup>2</sup>C bus.

The UMW TCA9546 series allow the upstream host and downstream slave to transfer data across voltage domains. At this time, the power supply voltage  $V_{CC}$  of the series limits the minimum voltage  $V_{PASS}$  allowed for upstream and downstream transmission. This function allows upstream and downstream devices to interact with each other in the 1.8V, 3.3V, and 5.0V voltage domains without additional protection. When using this function, it is necessary to ensure that the I<sup>2</sup>C bus of each upstream and downstream channel is connected to the respective power supply voltage by the pull-up resistor  $R_P$ . The withstand voltage value of all pins of the UMW TCA9546 series is 5.5V.

## 2. Features


- Compatible with SMBus and I<sup>2</sup>C communication protocols
- Support multi-channel bidirectional data transmission:  
UMW TCA9546 supports 4-channel downstream slaves
- With active low reset pin RESET: UMW TCA9546
- With slave address selection pin:  
UMW TCA9546: 3 address selection pins
- Allow data transfer across voltage domain
- Low on-resistance, low idle current
- Supply voltage: 1.65V ~ 5.5V
- Support hot-swappable devices

## 3. Applications

- Servers
- Routers
- I<sup>2</sup>C Devices with slave address conflicts




4.Diagram of Series Application






5.Pinning Information



TSSOP/SOP



QFN

Pin Functions of Package TSSOP/SOP

Pin		Description
Name	NO. (TCA9546)	
A0	1	Slave address pin 0, can be connected to V <sub>CC</sub> or GND
A1	2	Slave address pin 1, can be connected to V <sub>CC</sub> or GND
A2	13	Slave address pin 2, can be connected to V <sub>CC</sub> or GND
RESET	3	Active low reset input pin. Connect to V <sub>CC</sub> or V <sub>DPUM</sub> through a pull-up resistor, if not used.
INT0	/	Active low interrupt input pin 0. Connect to V <sub>DPU0</sub> through a pull-up resistor.
SD0	4	Serial data pin 0. Connect to V <sub>DPU0</sub> through a pull-up resistor.
SC0	5	Serial clock pin 0. Connect to V <sub>DPU0</sub> through a pull-up resistor.
INT1	/	Active low interrupt input pin 1. Connect to V <sub>DPU1</sub> , through a pull-up resistor.
SD1	6	Serial data pin 1. Connect to V <sub>DPU1</sub> , through a pull-up resistor.
SC1	7	Serial clock pin 1. Connect to V <sub>DPU1</sub> , through a pull-up resistor.
GND	8	Ground.



Pin		Description
Name	NO. (TCA9546)	
INT2	/	Active low interrupt input pin 2. Connect to $V_{DUP2}$ through a pull-up resistor.
SD2	9	Serial data 2. Connect to $V_{DUP2}$ through a pull-up resistor.
SC2	10	Serial clock 2. Connect to $V_{DUP2}$ through a pull-up resistor.
INT3	/	Active low interrupt input pin 2. Connect to $V_{DUP2}$ through a pull-up resistor.
SD3	11	Serial data 3. Connect to $V_{DUP3}$ through a pull-up resistor. SC2 10 8 Serial clock 2. Connect to $V_{DUP2}$ (1) through a pull-up resistor
SC3	12	Serial clock 3. Connect to $V_{DUP3}$ through a pull-up resistor. SC2 10 8 Serial clock 2. Connect to $V_{DUP2}$ (1) through a pull-up resistor
INT	/	Active low interrupt output pin, connected to $V_{DUPM}$ through a pull-up resistor
SCL	14	Serial clock pin. Connect to $V_{DUPM}$ through a pull-up resistor.
SDA	15	Serial data pin. Connect to $V_{DUPM}$ through a pull-up resistor.
$V_{CC}$	16	Power supply.



## Pin Functions of Package QFN

Pin		Description
Name	NO. (TCA9546)	
A0	15	Slave address pin 0, can be connected to V <sub>CC</sub> or GND
A1	16	Slave address pin 1, can be connected to V <sub>CC</sub> or GND
A2	11	Slave address pin 2, can be connected to V <sub>CC</sub> or GND
$\overline{\text{RESET}}$	1	Active low reset input pin. Connect to V <sub>CC</sub> or V <sub>DPUM</sub> through a pull-up resistor, if not used.
$\overline{\text{INT0}}$	/	Active low interrupt input pin 0. Connect to V <sub>DPU0</sub> through a pull-up resistor.
SD0	2	Serial data pin 0. Connect to V <sub>DPU0</sub> through a pull-up resistor.
SC0	3	Serial clock pin 0. Connect to V <sub>DPU0</sub> through a pull-up resistor.
$\overline{\text{INT1}}$	/	Active low interrupt input pin 1. Connect to V <sub>DPU1</sub> , through a pull-up resistor
SD1	4	Serial data pin 1. Connect to V <sub>DPU1</sub> through a pull-up resistor.
SC1	5	Serial clock pin 1. Connect to V <sub>DPU1</sub> , through a pull-up resistor.
GND	6	Ground.
$\overline{\text{INT2}}$	/	Active low interrupt input pin 2. Connect to V <sub>DPU2</sub> through a pull-up resistor
SD2	7	Serial data 2. Connect to V <sub>DPU2</sub> through a pull-up resistor
SC2	8	Serial clock 2. Connect to V <sub>DPU2</sub> through a pull-up resistor.
$\overline{\text{INT3}}$	/	Active low interrupt input pin 2. Connect to V <sub>DPU2</sub> through a pull-up resistor.
SD3	9	Serial data 3. Connect to V <sub>DPU3</sub> through a pull-up resistor. SC2 10 8 Serial clock 2. Connect to V <sub>DPU2</sub> (1) through a pull-up resistor.
SC3	10	Serial clock 3. Connect to V <sub>DPU3</sub> through a pull-up resistor.
$\overline{\text{INT}}$	/	Active low interrupt output pin, connected to V <sub>DPUM</sub> through a pull-up resistor.
SCL	12	Serial clock pin. Connect to V <sub>DPUM</sub> through a pull-up resistor.
SDA	13	Serial data pin. Connect to V <sub>DPUM</sub> through a pull-up resistor.
V <sub>CC</sub>	14	Power supply.

Note: In the above table, V<sub>CC</sub> is the power supply voltage of the V<sub>DPUM</sub> is the power supply voltage of the upstream host, and V<sub>DPU3</sub> ~ V<sub>DPU0</sub> are the power supply voltages of the downstream channel 3 ~ channel 0 slaves.



## 6. Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)

Parameter	Min	Max	Units
Supply voltage $V_{CC}$	-0.5	7	V
Input pin voltage $V_I$	-0.5	7	V
Input current $I_I$		±20	mA
Output current $I_O$		±25	mA
Continuous current through $V_{CC}/GND$ pin		±100	mA
Total power consumption		400	mW
Operating temperature range	-40	85	°C
Storage temperature range	-60	150	°C

Unless otherwise specified, the specifications in the above table apply within the atmospheric temperature range. Stresses beyond the range may cause permanent damage to the device.

## 7. ESD Ratings

Parameter		Value	Units
Electrostatic Discharge Voltage $V_{ESD}$	Human Body Mode (HBM), per ANSI/ESDA/JEDEC JS-001	±8000	V
	Machine Mode (MM), per JEDEC-STD Classification	±100	V
Latch-up Effect	Latch-Up, per JESD 78, Class IA	±200	mA



8.Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

Parameter		Min	Nom	Max	Units
Supply voltage V <sub>CC</sub>		1.65		5.5	V
High-level input V <sub>IH</sub>	SCL, SDA	0.7*V <sub>CC</sub>		6	V
	A2, A1, A0, $\overline{\text{INTX}}$	0.7*V <sub>CC</sub>		V <sub>CC</sub> +0.5	V
Low-level input V <sub>IL</sub>	SCL, SDA	-0.5		0.3*V <sub>CC</sub>	V
	A2, A1, A0, $\overline{\text{INTX}}$	-0.5		0.3*V <sub>CC</sub>	°C
Operating temperature range		-40		85	°C

Unless otherwise specified, the specifications in the above table apply within the atmospheric temperature range.



## 9. Electrical Characteristics

Unless otherwise specified, the following data are characteristics of the chip at +25°C and the power supply voltage IS in the range of 1.65V to 5.5V.

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Power-on reset voltage	$V_{PORR}$	No load, $V_I = V_{CC}/GND$		1.2	1.5	V
Power-off reset voltage	$V_{PORF}$	No load, $V_I = V_{CC}/GND$	0.8	1.05		V
when transmitting across voltage domains	$V_{CC}$	$V_{PASS}=1V, R_P=4.7k\Omega$ <sup>(1)</sup>			2.2	V
		$V_{PASS}=1.8V, R_P=4.7k\Omega$			3.2	V
		$V_{PASS}=2.5V, R_P=4.7k\Omega$			4.1	V
		$V_{PASS}=3.3V, R_P=4.7k\Omega$			5.1	V
Low-level output current	$I_{OL}$	SDA/INT, $V_{OL}=0.4V$		6.5		mA
		SDA/INT, $V_{OL}=0.6V$		9.7		mA
Bus communication frequency	$F_{SCL}$		1		400	kHz
On-resistance	$R_{ON}$	$V_O=0.4V, I_O=10mA, V_{CC}=1.8V$		52		ohm
		$V_O=0.4V, I_O=10mA, V_{CC}=3.3V$		10		ohm
		$V_O=0.4V, I_O=10mA, V_{CC}=5.5V$		7		ohm
		$V_O=0.4V, I_O=15mA, V_{CC}=3.3V$		10		ohm
Working current	$I_{CC}$	$V_O=0.4V, I_O=15mA, V_{CC}=5.5V$		7		ohm
		$V_{CC}=1.65V, F_{SCL}=100kHz$		2		μA
		$V_{CC}=3.3V, F_{SCL}=100kHz$		4		μA
		$V_{CC}=5.5V, F_{SCL}=100kHz$		10		μA
		$V_{CC}=1.65V, F_{SCL}=400kHz$		3		μA
		$V_{CC}=3.3V, F_{SCL}=400kHz$		6		μA
		$V_{CC}=5.5V, F_{SCL}=400kHz$		17		μA
		$V_{CC}=1.65V, SCL=SDA=V_{DPUM}$		0.4	0.6	μA
		$V_{CC}=2.7V, SCL=SDA=V_{DPUM}$		0.7	1.1	μA
		$V_{CC}=3.3V, SCL=SDA=V_{DPUM}$		1	1.3	μA
		$V_{CC}=5.5V, SCL=SDA=V_{DPUM}$		1.6	2	μA
RESET Pin reset pulse time		TCA9546	20			ns





Note:

- (1) For details on data transmission across voltage domains, see Section 7.2.3 ;
- (2) RP is the pull-up resistor of the corresponding channel. Here the pull-up resistor values of all channels are equal in default.

## 10.Detailed Description (I<sup>2</sup>C Serial Interface)

### Bus Overview

I<sup>2</sup>C interface uses the serial data line SDA and the serial clock line SCL to achieve bidirectional data transmission between different IC devices. Both the SDA and SCL buses need to be connected to the power line through a pull-up resistor  $R_p$ . Data transmission only occurs when the bus is not occupied ( $SDA=SCL=1$ ). In the I<sup>2</sup>C interface protocol, only one data bit is transmitted during each SCL clock pulse; during the high level of the clock pulse, the data on the SDA bus must remain stable, and any changes in the SDA bus will be recognized as controlling signals. When the bus is not occupied and the SCL bus is high, the change of the SDA bus from high level to low level is defined as start condition, and the change of the SDA bus from low level to high level is defined as stop condition, as shown in Figure 2.




Figure 2. Start Condition, Stop Condition, and Data Bit Transmission in I<sup>2</sup>C Communication

During I<sup>2</sup>C communication, a device generating a message is a transmitter and receiving is the receiver. The device that controls the message is the master, and that are controlled by the master are the slaves.

Between the start condition and the stop condition, the data bytes transmitted between the host and the slave are not restricted, and each data byte (8 bits) must be followed by an ACK bit. When the host sends data to the slave, after sending a byte, the host must release the SDA bus so that the slave to respond to the data can pull down the



SDA bus to generate an ACK bit and successfully respond to the sent byte. When the slave returns data to the host, the SDA bus also needs to be released after the slave returns a byte so that the host can generate an ACK bit to successfully respond to the returned data byte. During the high pulse of the ninth SCL clock when sending ACK, the SDA bus must maintain a stable low level, and the setup time and hold time of the I<sup>2</sup>C communication protocol should be met here.

When the slave returns the last byte to the host, the host must send a NACK bit, releases the SDA bus and pulls it high. After that, the host generates a termination condition, and the data transmission ends.

### Control Register




Figure 3 Diagram of Control Register Write Operation

During the use of the chip, the upstream host can configure the Control register inside the TCA9546 to determine the data transmission between the upstream host and one or more downstream slaves. Figure 3 shows the diagram of the upstream host's write operation to the Control register. The upstream host first sends a slave address byte with LSB=0 (i.e., read/write bit  $R/\overline{W}=0$ ) to address the corresponding on the bus. The last 2/3 bits of the slave address byte are address selection bits. can be configured with a total of 8 different slave addresses through A2, A1 and A0 bits. The values of A2, A1 and A0 bits are determined by the connection relationship of the chip's A2, A1 and A0 address pins; if the corresponding address pin is connected to the power supply voltage, the value of the corresponding address bit is 1; if the corresponding address pin is connected to the ground voltage, the value is 0.

After the addressed TCA9546 successfully responds to the slave address byte, the upstream host continues to send the Control register configuration byte; TCA9546 the upper 4 bits of this byte are not writable.




Figure 4 Diagram of Control Register Read Operation

Figure 4 shows a diagram of the upstream host performing a read operation on the Control register of the for  $\overline{\text{INT3}} = \overline{\text{INT2}} = \overline{\text{INT1}} = \overline{\text{INT0}} = 0$ .

Table 1 gives the bit description of the lower four bits of the Control register of the TCA9546 series. These four bits are read-write bits and are used to control the data transmission between the upstream slave and one or more downstream channel slaves. When a bit in B3~B0 is written to 1, the switch between the SDX and SCX buses of the corresponding downstream channel slave and the SDA and SCL buses of the upstream host will be opened at the Stop Condition when the write operation to the Control register ends.

Table 3. Address Pin Connection and Slave Address

Device Name	B3	B2	B1	B0	Description
TCA9546	X	X	X	0	Channel 0 Close
				1	Channel 0 Open
	X	X	0	X	Channel 1 Close
			1		Channel 1 Open
	X	0	X	X	Channel 2 Close
		1			Channel 2 Open
	0	X	X	X	Channel 3 Close
	1				Channel 3 Open



## 10. Device Functional Modes

### Power-On Reset

When the power supply voltage of the  $V_{CC}$  pin of the TCA9546 series is powered on, the Control register and I<sup>2</sup>C state machine inside the chip remain in the initial state. At this time, all downstream channels are in the closed state all bits in the Control register are reset to 0, and the chip's  $\overline{INT}$  pins are pulled high to 1. The above initial state will be maintained until  $V_{CC} > V_{PORR}$ , after which the TCA9546 series will perform corresponding functions according to actual usage. When the power supply voltage of the  $V_{CC}$  pin decreases to  $V_{CC} < V_{PORF}$ , the TCA9546 series will be reset to the initial state again.

### Resetn

The active-low reset pin  $\overline{RESET}$  of can be used to globally reset the chip when meeting a bus-fault condition. To ensure smooth chip reset, the low pulse time applied to the  $\overline{RESET}$  pin must be more than 20ns. When the reset pin is not needed, please connect the pin to the power supply voltage through a pull-up resistor to prevent accidental chip reset.

### Data Transmission Across Voltage Domains

The TCA9546 allow the upstream host and the downstream channel slaves to transmit data across voltage domains. At this time, the power supply voltage  $V_{CC}$  of the series limits the lowest voltage allowed for upstream and downstream transmission. This function can achieve data interaction between upstream and downstream without additional protection in the 1.8V, 3.3V, and 5.0V voltage domains. When using this function, it is necessary to ensure that the I<sup>2</sup>C bus of each upstream and downstream channel is connected to the required power supply voltage through the pull-up resistor  $R_P$ , as shown in Figure 5.




Figure 5 Diagram of Data Transmission Across Voltage Domains

In Figure 5, the power supply voltage of the upstream host is  $V_{DPUM}$ , and the supply voltage of each downstream channel slave is  $V_{DPUX}$ ; SDA and SCL are connected to  $V_{DPUM}$  through pull-up resistors  $R_{PM}$ ; SDX and SCX are connected to  $V_{DPUX}$  through the pull-up resistor  $R_{PX}$ . The minimum transmission voltage  $V_{PASS} = \min(V_{DPUM}, V_{DPU0}, \dots, V_{DPUX})$  is defined.

When the Control register of TCA9546 is configured to open channel X, the data transmission on the bus is shown in Figure 6 and Figure 7 (taking SDA and SDX buses as examples), where Figure 6 is the diagram of high-level transmission on the bus and Figure 7 is the diagram of low-level transmission on the bus. Since the circuit system is symmetrical, only the case of  $V_{DPUM} > V_{DPUX}$  is discussed, that is,  $V_{PASS} = V_{DPUX}$ , and  $V_{DPUM}$  is always 5.5V.




Figure 6 Diagram of High-level Bus Transmission




Figure 7 Diagram of Low-level Bus Transmission



When high-level transmission is performed, the following conditions must be met to ensure that the system in Figure 6 works normally:

- 1)  $SDA > 0.7 \cdot V_{DPUH}$ , that means SDA will always be recognized as high-level by the upstream host;
- 2)  $SDX < 1.1 \cdot V_{DPUH}$ , that means SDX will not exceed the port withstand voltage value of the downstream channel slave;

When  $V_{PASS} = V_{DPUH}$ , 2) is the main limitation factor, from which the maximum value of  $V_{CC}$  of under various  $V_{PASS}$  values can be obtained, as shown in Figure 8, assuming that  $R_P = R_{PM} = R_{PX}$ ,  $V_{DPUH} = 5.5V$ .





Figure 8 Relation Between Maximum VCC and VPASS During Cross-Voltage Data Transmission

When low-level transmission is performed, the value of  $|SDA-SDX|$  mainly depends on the on-resistance  $R_{ON}$  of NM2 in Figure 7, as shown in Section 6.4 for details.



11.1 SOP-16 Package Outline Dimensions




DIMENSIONS (mm are the original dimensions)

Symbol	A	A1	A2	A3	b	b1	c	c1	D	E	E1	e
Min	-	0.10	1.30	0.60	0.39	0.38	0.20	0.19	9.80	5.80	3.80	1.27
Max	1.75	0.225	1.50	0.70	0.47	0.44	0.24	0.21	10.00	6.20	4.00	BSC

Symbol	h	L	L1	θ
Min	0.25	0.50	1.05	0°
Max	0.50	0.80	REF	8°



11.2 TSSOP-16 Package Outline Dimensions



DIMENSIONS (mm are the original dimensions)


Symbol	A	A1	A2	A3	b	b1	c	c1	D	E	E1	e
Min	-	0.05	0.90	0.39	0.20	0.19	0.13	0.12	4.90	6.20	4.30	0.65
Max	1.20	0.15	1.05	0.49	0.28	0.25	0.17	0.14	5.10	6.60	4.50	BSC

Symbol	L	L1	θ
Min	0.45	1.00	0°
Max	0.75	BSC	8°





12.Ordering information



yy: Year Code  
ww: Week Code

Order Code	Marking	Package	Base QTY	Delivery Mode
UMW TCA9546ADR	TCA9546AD	SOP-16	3000	Tape and reel
UMW TCA9546APWR	TCA9546A	TSSOP-16	5000	Tape and reel



### 13.Disclaimer

UMW reserves the right to make changes to all products, specifications. Customers should obtain the latest version of product documentation and verify the completeness and currency of the information before placing an order.

When applying our products, please do not exceed the maximum rated values, as this may affect the reliability of the entire system. Under certain conditions, any semiconductor product may experience faults or failures. Buyers are responsible for adhering to safety standards and implementing safety measures during system design, prototyping, and manufacturing when using our products to prevent potential failure risks that could lead to personal injury or property damage.

Unless explicitly stated in writing, UMW products are not intended for use in medical, life-saving, or life-sustaining applications, nor for any other applications where product failure could result in personal injury or death. If customers use or sell the product for such applications without explicit authorization, they assume all associated risks.

When reselling, applying, or exporting, please comply with export control laws and regulations of China, the United States, the United Kingdom, the European Union, and other relevant countries, regions, and international organizations.

This document and any actions by UMW do not grant any intellectual property rights, whether express or implied, by estoppel or otherwise. The product names and marks mentioned herein may be trademarks of their respective owners.