UMW TMP100/101

High-precision, Low-power Digital Temperature Sensor

1.Description

The TMP100 and TMP101 are two high-precision,low-power digital temperature sensors that can replace NTC/PTC thermistors and can be used for temperature measurement in communications, computers, consumer electronics,environment, industry,and instrumentation applications.

The TMP100 and TMP101 can provide temperature accuracy of ≤±0.5°C within the normal operating range of -40°C to +125°C, and have good temperature linearity.

The rated operating voltage range of the TMP100 and TMP101 is 2.7~5.5V, and the quiescent operating current during temperature conversion is less than 40μA. The 12-bit ADC integrated inside the chip has a resolution as low as 0.0625°C.

The TMP100 and TMP101 are available in the 2.9mm ×1.6mm SOT-23(6) package compatible with SMBus and I²C interfaces, and have the SMBus alarm function.

2.Features

- Product number: TMP100, TMP101
- Temperature range: - 55°C ~ + 125°C
- Temperature accuracy:
  ±0.5°C (-40 °C ~ +125 °C)
- Package form: 6-Pin SOT-23
- Package size: 2.90 mm × 1.60 mm
- Power supply voltage: 2.7V ~ 5.5V
- Low quiescent current
  Temperature conversion: ≤ 40μA
  Shutdown mode: ≤ 0.5μA
- Resolution: 12bits, 0.0625 °C
- Digital output: compatible with SMBus ™ and I²C interface

3.Applications

- Power supply temperature monitoring
- laptop
- Battery management
- Thermostatic control

4.Pinning Information



SOT-23



SOT-23

Pin Functions

Pin			Description
NO.		Name	
TMP100	TMP101		
1	1	SCL	Serial clock. Open-drain output; requires pull-up resistor
2	2	GND	Ground
-	3	ALERT	Over-temperature alarm. Open-drain output; requires pull-up resistor
3	-	ADD1	Address selects. Connected to V+, GND, or left floating
4	4	V+	Supply voltage, 2.7V~5.5V
5	5	ADD0	Address selects. Connected to V+, GND, or left floating
6	6	SDA	Serial data. Open-drain output; requires pull-up resistor

5.Absolute Maximum Ratings

Parameter	Min	Max	Unit
Power Supply Voltage V+		6	V
SCL, SDA and ADD0 Pin Voltage	-0.5	6	V
ALERT Pin Voltage	-0.5	((V +)+0.3) and ≤5.5	V
Operating Conditions	-55	125	°C
Junction temperature		150	°C
Storage temperature	-60	150	°C

Unless otherwise noted, the specifications in the above table apply within the atmospheric temperature range. Stresses beyond the range may cause permanent damage to the device.



Figure 1 the Diagram of the Internal Module

6.Electrostatic Protection

Parameter		Value	Unit
Electrostatic Discharge	Human Body Mode (HBM), per ANSI/ESDA/JEDEC JS-001	±5000	V
	Machine Mode (MM), per JEDEC-STD Classification	300	V

7.Recommended Operating Conditions

Parameter	Symbol	Min	Nom	Max	Unit
Supply voltage	V+	2.7	3.3	5.5	V
Operating temperature	T_A	-50		125	°C

Unless otherwise noted, the specifications in the above table apply within the atmospheric temperature range.



Figure 2 TMP101 Internal ESD Equivalent Circuit

8.Electrical Characteristics

Unless otherwise specified, the following data are the characteristics of the chip at + 25°C and the power supply voltage is in the range of 2.7V~ 5.5V .

Parameter	Conditions	Min	Typ	Max	Units
Operating Temperature		-40		125	°C
Accuracy (Temperature Error)	+25°C, V+=3.3V		±0.1	±0.5	°C
	0°C to +65°C, V+=3.3V		±0.25	±0.5	°C
	-40°C to +125°C		±0.5	±1	°C
Power Supply Sensitivity	-40°C to +125°C		0.0625	±0.25	°C/V
Resolution			0.0625		°C
			12		bits
Conversion Time			26	35	ms
Temperature Measurement Resolution	R1=0, R0=0 (default)		9		bits
	R1=0, R0=1		10		bits
	R1=1, R0=0		11		bits
	R1=1, R0=1		12		bits
Temperature Refresh Interval	R1=0, R0=0 (default)		40		ms
	R1=0, R0=1		80		ms
	R1=1, R0=0		160		ms
	R1=1, R0=1		320		ms
Timeout Time			30	40	ms
Bus Communication Frequency	Quick mode	0.001		0.4	MHz
	High speed mode	0.001		2.5	MHz
Power Supply Voltage		2.7	3.3	5.5	V
Conversion Current	bus free		40	75	μA
	Bus occupancy, SCL		70		μA
	Bus occupancy, SCL		150		μA
Shutdown Current	bus free		0.3	3	μA
	Bus occupancy, SCL		20		μA
	Bus occupancy, SCL		100		μA

9.Detailed Description

9.1 Device Functional Modes

9.1.1 Continuous Conversion Mode

The default working mode of the TMP100 and TMP101 is continuous conversion mode, and the typical conversion time is 26ms. During continuous conversion mode, the ADC performs continuous temperature conversions and stores each result to the temperature register, overwriting the result from the previous conversion. The conversion rate bits, R1 and R0, configure the TMP100 and TMP101 for conversion rates of 9bits, 10bits, 11bits or 12bits and adjust the temperature refresh interval accordingly. After each temperature measurement is completed, the chip will enter a low-power idle state (≤3μA) until the next temperature measurement begins. The duration of the idle state is determined by R1 and R0. The above process is shown in Figure 3.



Figure 3. Schematic Diagram of Continuous Conversion

The temperature measurement range of the TMP100 and TMP101 is -40。C to +125。C. The read-only temperature register in TMP100 and TMP101 uses two bytes to store the temperature measurement results, as shown in Table 1. Byte 1 is the MSB, byte 2 is the LSB, the high 12 bits are used to indicate the temperature, and the remaining low bits are 0. When R1 and R0 configure the temperature measurement resolution to 9 bits, 10 bits or 11 bits, the high 9, 10 and 11 bits of the temperature register are used to store the temperature measurement results, and the remaining low bits are 0.

The temperature registers of the TMP100 and TMP101 use the binary complement form to represent the negative temperature results. When powered on or reset, the temperature registers of the TMP100 and TMP101 will be set to 00h until the next temperature conversion is complete.

Table 1. 12-bit Temperature Data Format in Normal Temperature Measurement Mode

Temperature (°C)	Digital Output (Binary)	HEX
128	0111 1111 1111	7FF
127.9375	0111 1111 1111	7FF
100	0110 0100 0000	640
50	0011 0010 0000	320
25	0001 1001 0000	190
0.25	0000 0000 0100	004
0	0000 0000 0000	000
-0.25	1111 1111 1100	FFC
-25	1110 0111 0000	E70
-55	1100 1001 0000	C90

9.1.2 Shutdown Mode

The shutdown mode of the TMP100 and TMP101 device allows the user to conserve power by shutting down all device circuitry except the serial interface, thereby reducing the current of the TMP100 and TMP101 to less than 0.5μA. The shutdown mode is initiated when the SD bit in the configuration register is set to 1; after configuring the registers in this way, the TMP100 and TMP101 will shut down after completing the current conversion. To exit the shutdown mode, write SD bit to 0, the TMP100 and TMP101 will re-enter continuous conversion mode.

9.1.3 One-Shot Mode

The TMP100 and TMP101 can be configured in the One-Shot mode. When the TMP100 and TMP101 are in the shutdown mode, writing 1 to the OS/ALERT bit in the configuration register starts a single temperature conversion. The TMP100 and TMP101 feature a one-shot mode. When the TMP100 and TMP101 are in the shutdown mode, writing 1 to the OS bit starts a single temperature conversion. During the conversion, the OS bit reads 0. The TMP100 and TMP101 return to the shutdown state at the completion of the single conversion, the OS bit reads 1. When continuous temperature measurement is not required, this function can significantly reduce chip power consumption.

9.1.4 Alarm Function (ALERT)

The TMP100 and TMP101 have a temperature alarm function, by writing the TM bit in the configuration register as 0 or 1, the TMP100 and TMP101 can be configured as the comparator mode or the interrupt mode to achieve different alarm functions.



Figure 4. Status of the ALERT Pin in Different Modes

In the comparison mode (TM=0), when the number of times the temperature measurement result continuously equals or exceeds the temperature upper limit register value T_{HIGH} reaches the value defined by the F1/F0 bits in the configuration register (as shown in Table 2), the ALERT pin will be activated. The ALERT pin will remain active until the number of times the temperature measurement result is continuously lower than the temperature lower limit register value T_{LOW} reaches the value defined by F1/F0.

In the interrupt mode (TM=1), the ALERT pin will be activated when the temperature measurement result equals or exceeds T_{HIGH} continuously for a number of times to the value defined by F1/F0 (as shown in Table 2). The ALERT pin remains active until it is cleared by one of three events: a read of any register, a successful SMBus alert response, or a shutdown command. After the ALERT pin is cleared, the device starts to compare temperature readings with the T_{LOW}. The ALERT pin becomes active again only when the temperature drops below T_{LOW} for a consecutive number of conversions as set by F1/F0 bits. The ALERT pin remains active until cleared by any of the

same three clearing events. The user can also reset the TMP100 and TMP101 to clear the ALERT pin state by using the global response reset command (General Call). This operation also resets other internal registers in the TMP100 and TMP101 and returns the device to compare mode (TM=0). Table 2 shows the specific configuration of the F1/F0 bits.

Table 2. Number of Over-temperature Required to Activate the ALERT Pin

F1	F0	Required Number (Times)
0	0	1 time (Default)
0	1	2 times
1	0	4 times
1	1	6 times

The polarity bit (POL) in the configuration register allows the user to adjust the polarity of the ALERT pin output. If the POL bit is set to 0 (default), the ALERT pin becomes active low. When POL bit is set to 1, the ALERT pin becomes active high. The above situations are shown in Figure 4.

The OS/ALERT bit in the configuration register can also display the alarm status of the chip in the comparison mode. When POL=0, when the number of times the temperature measurement result continuously equals or exceeds the temperature upper limit register value T_{HIGH} reaches the value defined by the F1/F0 bits in the configuration register, the OS/ALERT bit will change from 1 to 0; when the number of times the temperature measurement result continuously equals or exceeds the temperature upper limit register value T_{HIGH} reaches the value defined by the F1/F0 bits in the configuration register, the OS/ALERT bit will change from 0 to 1. When POL=1, the value of the OS/ALERT bit in the above process will be inverted.

The OS/ALERT bit is not affected by the TM bit. The OS/ALERT bit is 0 when powered on or reset, and will be set to 1 immediately by the above function.

9.2 Serial Interface

9.2.1 Bus Overview

The TMP100 and TMP101 is compatible with SMBus and I^2C interfaces. In the SUMBus protocol, the device that initiates the transfer is called a master, and the devices controlled by the master are slaves. The bus must be controlled by a master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions. To address a specific device, a START condition is initiated, indicated by pulling the

data line (SDA) from a high- to low-logic level when the SCL pin is high. All slaves on the bus receive the 8-bits slave address on the rising edge of the clock, and the last bit indicates whether a read or write operation is intended. During the ninth clock pulse, the addressed slave generates an acknowledge and pulls the SDA pin low to respond to the master. A data transfer is then initiated and sent over eight clock pulses followed by an acknowledge bit. When all data are transferred, the master generate a STOP signal to end the communication by pulling SDA from low to high when SCL is high.

During the data transfer, the SDA pin must remain stable when the SCL pin is high because any change in the SDA pin when the SCL pin is high is interpreted as a START or STOP signal.

9.2.2 Serial Bus Address

To communicate with the TMP100 and TMP101, the master must first address slave devices through an address byte. The address byte has seven address bits and a read-write (R/W) bit that indicates the intent of executing a read or write operation. The TMP100 has two address pins, which can generate up to 8 different slave addresses; The TMP101 has one address pin, which can generate up to 3 different slave addresses. By connecting the address pins to V+, GND or floating, the host can address up to 8 TMP100s with different addresses or 3 TMP101s with 3 different addresses on a single bus. Table 3 and Table 4 give the connection method of the ADD0 pin corresponding to each slave address.

Table 3 Address Pin and Slave Addresses in TMP100

ADD1	ADD0	Slave Address
0	0	1 001000
0	Float	1 001001
0	1	1 001010
1	0	1 001100
1	Float	1 001101
1	1	1 001110
Float	0	1 001011
Float	1	1 001111

Table 4 Address Pin and Slave Addresses in TMP101

ADD0	Slave Address
0	1 001000
Float	1 001001
1	1 001010

9.2.3 Read and Write Operations



Figure 5. Two-wire Write Command Timing Diagram



Figure 6. Two-wire Write Command Timing Diagram

When writing data to the TMP100 and TMP101, after the slave address byte is sent, accessing a particular register on the TMP100 and TMP101 is accomplished by writing the appropriate value to the pointer register. Every write operation to the TMP100 and TMP101 requires a value for the pointer register.

When reading from the TMP100 and TMP101 device, after the slave address byte is sent, the corresponding pointer register byte also needs to be sent. Unlike the write operation, if the user needs to repeatedly read data from the same register, it is not required to send the pointer register byte separately each time, the last value stored in the pointer register will be read by the device automatically; to change the register pointer for a read operation, a new value must be written to the pointer register. The action is accomplished by issuing a slave address byte with the R/W bit low, followed by the pointer register byte. The master can then generate a START condition and send the slave address byte with the R/W bit high to initiate the read command.

It should be noted that register bytes are sent with the MSB first, followed by the LSB. Figure 5 and Figure 6 show schematic diagrams of the above read and write operations.

9.2.4 SMBus Alarm Function

The TMP100 and TMP101 supports the SMBus alert function. When the TMP100 and TMP101 operates in interrupt mode (TM=1), the master can send out and SMBus ALERT command (19h) to the bus. If the ALERT pin is active, the device acknowledges the SMBus ALERT command and responds by returning the slave address. The eighth bit (LSB) of the slave address byte indicates if the alert condition is caused by the temperature exceeding T_{HIGH} or falling below T_{LOW}. This bit is equal to POL if the temperature is greater than or equal to T_{HIGH}; this bit is equal to POL if the temperature is less than T_{LOW}.

If multiple devices on the bus respond to the SMBus ALERT command, the bus will return the lowest two-wire address. The TMP100 and TMP101 ALERT pin becomes inactive at the completion of the SMBus ALERT command the ALERT pin of the TMP100 and TMP101 that does not return an address will remain active. Sending the SMBus ALERT command again can continue to clear the ALERT pin of the TMP100 and TMP101 with the current lowest address. The above process is detailed in Figure 7.

The TMP100 acts the same as the TMP101 after sending the SMBus alarm command. The ALERT pins cannot be cleared without the ALERT pins, but can still return the slave address that activates the alarm.



Figure 7. SMBus Alert Timing Diagram

9.2.5 General Call Reset

The TMP100 and TMP101 responds to the two-wire general call address 00h. The device acknowledges the general call address and responds to commands in the second byte. If the second byte is 06h, the TMP100 and TMP101 resets the internal registers to the power-up reset values, and aborts the current temperature conversion. If the second byte is other value, the TMP100 and TMP101 will not respond.

9.2.6 High-Speed Mode

For the two-wire bus to operate at frequencies above 400kHz, the host device must issue a High-Speed mode host code (0000 1xxxb) as the first byte after a START condition to switch the bus to high-speed operation. The TMP100 and TMP101 device does not acknowledge this byte, but it does switch the input filters on the SDA and SCL and the output filters on the SDA to operate in High-Speed mode, allowing the bus to transmit data at frequencies up to 2.75MHz. After the High-Speed mode host code is issued, the host transmits a two-wire device address to initiate a data transfer operation. The bus continues to operate in High-Speed mode until a STOP condition occurs on the bus. Upon receiving the STOP condition, the TMP100 and TMP101 switches the input and output filters back to fast-mode operation.

9.2.7 Time-Out Function

The TMP100 and TMP101 resets the serial interface if SCL is held low for 30ms (typical) between a START and STOP condition, the TMP100 and TMP101 releases the SDA bus and waits for a START condition. To avoid activating the Time-Out function, a communication speed of at least 1kHz must be maintained.

9.3 Register Descriptions

9.3.1 Pointer Register

Figure 8 shows the internal register structure of the TMP100 and TMP101 device. The 8-bit Pointer Register of the device is used to address a given data register. The Pointer Register uses the two LSBs (see Table 6) to identify which of the data registers must respond to a read or write command. The power-up reset value of P1/P0 is '00'. By default, the TMP100 and TMP101 reads the temperature on power-up.



Figure 8. Internal Register Structure

Table 5 lists the pointer address of the registers available in the TMP100 and TMP101 device. During a write command, bytes P2 through P7 must always be 0.

Table 5. Pointer Address

P1	P0	Register
0	0	Temperature Register (Read Only)
0	1	Configuration Register (Read/rite)
1	0	TLow Register (Read/rite)
1	1	THicH Register (Read/rite)

Table 7. Pointer Register Byte

P7	P6	P5	P4	P3	P2	P1	P0
0	0	0	0	0	0	Register Bits	

9.3.2 Temperature Register

The Temperature Register of the TMP100 and TMP101 device is configured as a 12-bit read-only register that stores the output of the most recent conversion. Two bytes must be read to obtain data and are listed in Table 7. Byte 1 is the most significant byte (MSB), followed by byte 2, the least significant byte (LSB). The T11~T0 bits (T12~T0 bits in extended mode) are used to indicate temperature.

Table 7. Data Format of Temperature Register

Byte	D7	D6	D5	D4	D3	D2	D1	D0
Byte1	T11	T10	T9	T8	T7	T6	T5	T4
Byte2	T3	T2	T1	T0	0	0	0	0

9.3.3 Temperature Limit Register

The temperature limits are stored in the T_{HIGH} and T_{LOW} registers in the same format as the temperature result. Table 10 and Table 11 list the format for the T_{HIGH} and T_{LOW} registers. When the temperature measurement resolution of the chip is 9~11 bits, the 12bits data of the T_{HIGH} and T_{LOW} registers also participate in the temperature comparison of the alarm function. The power-on reset values of the THIGH and TLOW registers are:

- T_{HIGH} = +80°C, T_{LOW} = +75°C.

Table 8. Byte 1 and 2 of T_{HIGH} Register

Byte	D7	D6	D5	D4	D3	D2	D1	D0
Byte1	H11	H10	H9	H8	H7	H6	H5	H4
Byte2	H3	H2	H1	H0	0	0	0	0

Table 7. Data Format of Temperature Register

Byte	D7	D6	D5	D4	D3	D2	D1	D0
Byte1	L11	L10	L9	L8	L7	L6	L5	L4
Byte2	L3	L2	L1	L0	0	0	0	0

9.3.4 Configuration Register

The Configuration Register of the TMP100 and TMP101 is an 8-bit read/write register used to store bits that control the operational modes of the temperature sensor. Table 10 list the format and power-up and reset values of the configuration register.

Table 10. Data Format and Function OF THE Configuration Register

Bit	Field	Default	Description
7	OS /ALERT(R)	1	One-Shot and Interrupt Mode Alarm Flag Bit
6	R1(R/W)	0	Temperature Measurement Resolution Flag 00=9 bits, 0.5°C 01=10 bits, 0.25°C 10=11 bits, 0.125°C 11=12 bits, 0.0625°C
5	R0(R/W)	0	
4	F1(R/W)	0	The Number of Over-temperature Flags Required to Activate the ALERT Pin 00 = 1 time 01 = 2 times 10 = 4 times 11 = 6 times
3	F0(R/W)	0	
2	POL(R/W)	0	ALERT Pin Polarity Flag 1=ALERT pin is high when activated 0=ALERT pin is low when activated
1	TM(R/W)	0	Chip Working Mode Flag under ALERT Function 1=interrupt mode 0=compare mode
0	SD(R/W)	0	Shutdown Mode Flag 1=shutdown mode 0=continuous conversion mode

10.Specific Applications

NOTE

The above contents are the precautions for the TMP709 recommended by Beijing Galaxy-CAS Technology Co., Ltd. in practical applications. Customers are responsible for determining suitability of components for their purposes based on their own usage needs and application scenarios. Customers should test and verify their design implementation to confirm system functionality and avoid losses.



Figure 9. Typical Connections of the TMP101

The TMP100 and TMP101 device requires pull-up resistors on the SCL, SDA, and ALERT pins, as shown in Figure 9, the recommended value for the pull-up resistors is 5kΩ. In some applications the pull-up resistor can be lower or higher than 5kΩ but must not exceed 3mA of current on any of those pins.

The TMP100 and TMP101 device is a very low-power device and generates very low noise on the supply bus. Applying an RC filter to the V+ pin of the TMP100 and TMP101 device can further reduce any noise that the device might propagate to other components. RF in Figure 10 must be less than 5kΩ and CF must be more than 10nF.



Figure 10. Noise Reduction Technology

The TMP100 and TMP101 should be placed near the heat source that must be monitored, with a proper layout for good thermal coupling. This placement ensures that temperature changes are captured within the shortest possible time interval. To maintain accuracy in applications that require air or surface temperature measurement, take care to isolate the package and leads from ambient air temperature. A thermally-conductive adhesive is helpful in achieving accurate surface temperature measurement.

11.SOT23-6 Package Outline Dimensions



DIMENSIONS (mm are the original dimensions)

Symbol	A	A1	A2	b	c	D	E1	E	e	e1	L	θ
Min	1.050	0.000	1.050	0.300	0.100	2.820	1.500	2.650	0.950	1.800	0.300	0°
Max	1.250	0.100	1.150	0.500	0.200	3.020	1.700	2.950	BSC	2.000	0.600	8°

12.Ordering Information



Order Code	Marking	Package	Base QTY	Delivery Mode
UMW TMP100NA	T100	SOT23-6	3000	Tape and reel
UMW TMP101NA	T101	SOT23-6	3000	Tape and reel

13.Disclaimer

UMW reserves the right to make changes to all products, specifications. Customers should obtain the latest version of product documentation and verify the completeness and currency of the information before placing an order.

When applying our products, please do not exceed the maximum rated values, as this may affect the reliability of the entire system. Under certain conditions, any semiconductor product may experience faults or failures. Buyers are responsible for adhering to safety standards and implementing safety measures during system design, prototyping, and manufacturing when using our products to prevent potential failure risks that could lead to personal injury or property damage.

Unless explicitly stated in writing, UMW products are not intended for use in medical, life-saving, or life-sustaining applications, nor for any other applications where product failure could result in personal injury or death. If customers use or sell the product for such applications without explicit authorization, they assume all associated risks.

When reselling, applying, or exporting, please comply with export control laws and regulations of China, the United States, the United Kingdom, the European Union, and other relevant countries, regions, and international organizations.

This document and any actions by UMW do not grant any intellectual property rights, whether express or implied, by estoppel or otherwise. The product names and marks mentioned herein may be trademarks of their respective owners.