THS2630 高速、低噪声、全差分 I/O 放大器

1 特性

- 高性能
  - 带宽：187MHz（V_{CC} = ±15V，G = 1V/V）
  - 压摆率：75V/μs
  - 增益带宽积：245MHz
  - 失真：-108dBc THD（$2V_{PP}$、250kHz 时）
- 电压噪声
  - 1/f 电压噪声拐角频率：85Hz
  - 输入基准噪声 1.1nV/√Hz
- 单电源电压范围：5V 至 35V
- 静态电流（关断）：770μA (THS2630S)

2 应用

- 单端至差分转换
- 差分 ADC 驱动器
- 差分抗混叠
- 差分发送器和接收器
- 输出电平转换器
- 医疗超声波

3 说明

THS2630 属于全差分输入和差分输出器件系列，该系列器件使用德州仪器 (TI) 先进的高压互补双极工艺制造。

THS2630 使用从输入到输出的真正全差分信号路径，具有高达 ±17.5V 的高电源电压。这种设计带来了出色的共模噪声抑制能力（800kHz 时为 95dB）和总谐波失真（$2V_{PP}$、250kHz 时为 −108dBc）。高电压差分信号链可通过宽电源电压范围提高裕量和动态范围，而无需为差分信号的每个极性添加单独的放大器。


THS2630 在 –40°C 至 +85°C 的宽温度范围内运行。

封装信息


器件型号	封装(1)	封装尺寸(2)
THS2630	D（SOIC，8）	4.9 mm × 6 mm
	DGK（VSSOP，8）	3 mm × 4.9 mm
	DGN（HVSSOP，8）	3 mm × 4.9 mm

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

(2) 封装尺寸（长 x 宽）为标称值，并包括引脚（如适用）。



适用于超声波的时间增益控制 DAC 参考设计



V_{OUT} = $2V_{PP}$

总谐波失真与频率间的关系

本文档旨在为方便起见，提供有关 TI 产品中文版本的信息，以确认产品的概要。有关适用的官方英文版本的最新信息，请访问 www.ti.com，其内容始终优先。TI 不保证翻译的准确性和有效性。在实际设计之前，请务必参考最新版本的英文版本。

Table of Contents

1 特性.....1
2 应用.....1
3 说明.....1
4 Revision History.....2
5 Pin Configuration and Functions.....3
6 Specifications.....4
6.1 Absolute Maximum Ratings.....4
6.2 ESD Ratings.....4
6.3 Recommended Operating Conditions.....4
6.4 Thermal Information.....4
6.5 Electrical Characteristics.....5
6.6 Typical Characteristics.....8
7 Detailed Description.....13
7.1 Overview.....13
7.2 Functional Block Diagram.....13
7.3 Feature Description.....13
7.4 Device Functional Modes.....14
8 Application and Implementation.....15
8.1 Application Information.....15
8.2 Typical Application.....17
8.3 Power Supply Recommendations.....19
8.4 Layout.....20
9 Device and Documentation Support.....23
9.1 Documentation Support.....23
9.2 接收文档更新通知.....23
9.3 支持资源.....23
9.4 Trademarks.....23
9.5 静电放电警告.....23
9.6 术语表.....23
10 Mechanical, Packaging, and Orderable Information.....23

4 Revision History

注：以前版本的页码可能与当前版本的页码不同

Changes from Revision * (January 2023) to Revision A (July 2023)	Page
• 将数据表状态从“预告信息（预发布）”更改为“量产数据（正在供货）”	1

Copyright © 2023 Texas Instruments Incorporated

5 Pin Configuration and Functions




图 5-1. D Package, 8-Pin SOIC DGK Package, 8-Pin VSSOP or DGN Package, 8-Pin HVSSOP THS2630S (Top View)




图 5-2. D Package, 8-Pin SOIC DGK Package, 8-Pin VSSOP or DGN Package, 8-Pin HVSSOP THS2630 (Top View)

表 5-1. Pin Functions

PIN			TYPE(1)	DESCRIPTION
NAME	NO.			
	THS2630S	THS2630		
IN –	1	1	I	Negative input pin
IN+	8	8	I	Positive input pin
NC	—	7	—	This pin is not internally connected; leave floating or connect to any other pin on the device.
OUT –	5	5	O	Negative output pin
OUT+	4	4	O	Positive output pin
$\overline{PD}$	7	—	I	Active low power-down pin
VCC+	3	3	I/O	Positive supply voltage pin
VCC –	6	6	I/O	Negative supply voltage pin
VOCM	2	2	I	Common mode input pin
Thermal Pad	Thermal Pad	Thermal Pad	—	Thermal pad. DGN (HVSSOP) package only. For the best thermal performance, connect this pad to a large copper plane. The thermal pad can be connected to any pin on the device, or any other potential on the board, as long as the voltage on the thermal pad remains between VCC+ and VCC – .

(1) I = input, O = output

Copyright © 2023 Texas Instruments Incorporated

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V_I	Input voltage	$-V_{CC-}$	$+V_{CC}$	V
V_{CC-} to V_{CC+}	Supply voltage		37	V
	Supply turn on and turn off dV/dT(2)		1.7	V/µs
I_O	Output current(3)		150	mA
V_{ID}	Differential input voltage	−1.5	1.5	V
I_{IN}	Continuous input current		10	mA
T_J	Junction temperature		150	°C
	Junction temperature, continuous operation, long-term reliability		125	°C
T_A	Ambient temperature	0	85	°C
T_{stg}	Storage temperature	−65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.
(2) Stay below this specification to make sure that the edge-triggered ESD absorption devices across the supply pins remain off.
(3) The THS2630 HVSSOP PowerPAD integrated circuit package incorporates a thermal pad on the underside of the chip. This thermal pad acts as a heat sink and must be connected to a thermally dissipative plane for proper power dissipation. Failure to do so can result in exceeding the maximum junction temperature which can permanently damage the device. See TI technical briefs SLMA002 and SLMA004 for more information about using the PowerPAD integrated circuit package.

6.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1)	±3500	V
		Charged-device model (CDM), per ANSI/ESDA/JEDEC JS-002(2)	±1500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	Dual supply	±2.5		±17.5	V
		Single supply	5		35	
T_A	Operating free-air temperature		−40		85	°C

6.4 Thermal Information

THERMAL METRIC(1)		THS2630			UNIT
		D (SOIC)	DGK (VSSOP)	DGN (HVSSOP)	
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	126.3	147.3	57.6	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	67.3	37.9	76.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	69.8	83.2	30.0	°C/W
ψ_{JT}	Junction-to-top characterization parameter	19.5	0.9	4.0	°C/W
ψ_{JB}	Junction-to-board characterization parameter	69.0	81.6	29.9	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	14.3	°C/W

(1) For information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Copyright © 2023 Texas Instruments Incorporated

6.5 Electrical Characteristics

at V_{CC} = ±5 V, gain = 1 V/V, R_F = 390 Ω, R_L = 800 Ω, and T_A = +25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
DYNAMIC PERFORMANCE							
SSBW	Small-signal bandwidth (–3 dB)	Gain = 1, R_F = 390 Ω, V_I = 63 mV_{PP}, single-ended input, differential output	V_{CC} = 5 V		181		MHz
			V_{CC} = ±5 V		183		
			V_{CC} = ±15 V		187		
		Gain = 2, R_F = 750 Ω, V_I = 63 mV_{PP}, single-ended input, differential output	V_{CC} = 5 V		108		
			V_{CC} = ±5 V		108		
			V_{CC} = ±15 V		111		
	VOCM small-signal bandwidth	V_I = 63 mV_{PP}			100		MHz
GBW	Gain-bandwidth product	V_O = 200 mV_{PP}, gain = 20, R_F = 750 Ω			245		MHz
SR	Slew rate(2)				75		V/µs
t_s	Settling time	To 0.1%	Step voltage = 2 V, gain = 1		31		ns
		To 0.01%	Step voltage = 2 V, gain = 1		52		
DISTORTION PERFORMANCE							
THD	Total harmonic distortion	V_{CC} = 5 V, V_O = 2 V_{PP}, differential input/output	f = 250 kHz		–106		dBc
			f = 1 MHz		–93		
		V_{CC} = ±5 V, V_O = 2 V_{PP}, differential input/output	f = 250 kHz		–106		
			f = 1 MHz		–93		
		V_{CC} = ±15 V, V_O = 2 V_{PP}, differential input/output	f = 250 kHz		–108		
			f = 1 MHz		–94		
		V_{CC} = ±5 V, V_O = 4 V_{PP}, differential input/output	f = 250 kHz		–99		
			f = 1 MHz		–84		
		V_{CC} = ±15 V, V_O = 4 V_{PP}, differential input/output	f = 250 kHz		–100		
			f = 1 MHz		–86		
HD2	Second harmonic distortion	V_{CC} = 5 V, V_O = 2 V_{PP}, R_f = 390 Ω, R_L = 800 Ω, gain = 1, differential input/output	f = 250 kHz		–116		dBc
			f = 1 MHz		–106		
		V_{CC} = ±5 V, V_O = 2 V_{PP}, R_f = 390 Ω, R_L = 800 Ω, gain = 1, differential input/output	f = 250 kHz		–116		
			f = 1 MHz		–106		
		V_{CC} = ±15 V, V_O = 2 V_{PP}, R_f = 390 Ω, R_L = 800 Ω, gain = 1, differential input/output	f = 250 kHz		–117		
			f = 1 MHz		–107		
		V_{CC} = ±5 V, V_O = 4 V_{PP}, R_f = 390 Ω, R_L = 800 Ω, gain = 1, differential input/output	f = 250 kHz		–115		
			f = 1 MHz		–101		
		V_{CC} = ±15 V, V_O = 4 V_{PP}, R_f = 390 Ω, R_L = 800 Ω, gain = 1, differential input/output	f = 250 kHz		–116		
			f = 1 MHz		–102		

Copyright © 2023 Texas Instruments Incorporated

6.5 Electrical Characteristics (continued)

at V_{CC} = ±5 V, gain = 1 V/V, R_F = 390 Ω, R_L = 800 Ω, and T_A = +25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
HD3	Third harmonic distortion	V_{CC} = 5 V, V_O = 2 V_{PP}, R_f = 390 Ω, R_L = 800 Ω, gain = 1, differential input/output	f = 250 kHz		–111		dBc
			f = 1 MHz		–100		
		V_{CC} = ±5 V, V_O = 2 V_{PP}, R_f = 390 Ω, R_L = 800 Ω, gain = 1, differential input/output	f = 250 kHz		–114		
			f = 1 MHz		–99		
		V_{CC} = ±15 V, V_O = 2 V_{PP}, R_f = 390 Ω, R_L = 800 Ω, gain = 1, differential input/output	f = 250 kHz		–117		
			f = 1 MHz		–102		
		V_{CC} = ±5 V, V_O = 4 V_{PP}, R_f = 390 Ω, R_L = 800 Ω, gain = 1, differential input/output	f = 250 kHz		–107		
			f = 1 MHz		–91		
		V_{CC} = ±15 V, V_O = 4 V_{PP}, R_f = 390 Ω, R_L = 800 Ω, gain = 1, differential input/output	f = 250 kHz		–110		
			f = 1 MHz		–93		
SFDR	Spurious-free dynamic range	V_O= 2 V_{PP}, f = 250 kHz, differential input/output	V_{CC} = ±2.5		109		dBc
			V_{CC} = ±5		112		
			V_{CC} = ±15		116		
		V_O = 4 V_{PP}, f = 250 kHz, differential input/output	V_{CC} = ±5		104		
			V_{CC} = ±15		106		
IMD3	Third intermodulation distortion	$V_{I(PP)}$ = 4 V, F_1 = 3 MHz, F_2 = 3.5 MHz			–53		dBc
OIP3	Third-order intercept	$V_{I(PP)}$ = 4 V, F_1 = 3 MHz, F_2 = 3.5 MHz			41.5		dB
NOISE PERFORMANCE							
V_n	Input voltage noise	f = 10 kHz			1.1		nV/√Hz
I_n	Input current noise	f = 10 kHz			1.3		pA/√Hz
DC PERFORMANCE							
A_{OL}	Open-loop gain	T_A = 25°C		91	95		dB
		T_A = full range		85			
V_{OS}	Input offset voltage	T_A = 25°C		–1.3	±0.1	1.3	mV
		T_A = full range				1.5	
	Input offset voltage drift	T_A = full range			0.8	3.2	µV/°C
I_{IB}	Input bias current	T_A = 25℃			4.8	9.8	µA
		T_A = full range			4.8	15.1	
I_{OS}	Input offset current	T_A = 25℃		–250	22	350	nA
		T_A = full range				400	
	Input offset current drift				0.13		nA/°C
INPUT CHARACTERISTICS							
CMRR	Common-mode rejection ratio	T_A = 25℃		81	95		dB
V_{ICM}	Common-mode input voltage			–3.77 to 4.3	–4 to 4.5		V
R_I	Input resistance	Common-mode, measured into each input pin			320		MΩ
		Differential, measured into each input pin			12		kΩ

Copyright © 2023 Texas Instruments Incorporated

6.5 Electrical Characteristics (continued)

at V_{CC} = ±5 V, gain = 1 V/V, R_F = 390 Ω, R_L = 800 Ω, and T_A = +25°C (unless otherwise noted)


PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
C_{I_CM}	Common-mode input capacitance	Measured into each input pin, closed loop			1.3		pF
C_{I_DIFF}	Differential input capacitance	Measured into each input pin, closed loop			2.3		pF
OUTPUT CHARACTERISTICS							
R_O	Output resistance	Open loop			26		Ω
	Output voltage swing	V_{CC} = ±15 V, R_L = 1 kΩ	T_A = 25°C	±13.1	±13.4		V
			T_A = full range	±12.9			V
I_O	Output current	V_{CC} = 5 V, R_L = 7 Ω	T_A = 25°C	25	45		mA
			T_A = full range	20			
		V_{CC} = ±5 V, R_L = 7 Ω	T_A = 25°C	30	55		
			T_A = full range	28			
		V_{CC} = ±15 V, R_L = 7 Ω	T_A = 25°C	65	85		
			T_A = full range	60			
POWER SUPPLY							
I_Q	Quiescent current	V_{CC} = ±5 V	T_A = 25°C		8.9	10.5	mA
			T_A = full range			12.4	
		V_{CC} = ±15 V			11	13.2	
		V_{CC} = ±17.5 V			11	13.2	
I_{SD}	Shutdown current (THS2630S only)	$\overline{PD}$ = – 5 V			0.77	0.92	mA
PSRR	Power-supply rejection ratio			76	98		dB
OUTPUT COMMON-MODE (VOCM) CONTROL							
	V_{OCM} offset voltage	V_{OCM} driven to midsupply		−2.7	0.2	2.7	mV
	Default V_{OCM} offset	Relative to midsupply, VOCM pin floating		−10	0.65	10	mV
	V_{OCM} input range low	V_{CC} = ±15 V			– 14		V
		V_{CC} = ±5 V			– 4.1	– 4	
	V_{OCM} input range high	V_{CC} = ±15 V			13.7		V
		V_{CC} = ±5 V		3.5	3.8		
	V_{OCM} input noise	Flat-band noise, VOCM driven			13		nV/ √Hz
	V_{OCM} input resistance				15		kΩ

(1) Slew rate is measured from an output level range of 25% to 75%.

Copyright © 2023 Texas Instruments Incorporated


6.6 Typical Characteristics

at T_A = 25°C, V_{CC} = ±5 V, R_F = 390 Ω, G = +1 V/V, differential input/output, and R_L = 800 Ω (unless otherwise noted)




V_I = 63 mV_{PP}

图 6-1. Small-Signal Frequency Response




V_I = 63 mV_{PP}

图 6-2. Small-Signal Frequency Response




V_I = 63 mV_{PP}

图 6-3. Small-Signal Frequency Response




V_I = 63 mV_{PP}

图 6-4. Small-Signal Frequency Response



V_I = 63 mV_{PP}

图 6-5. Small-Signal Frequency Response




V_I = 0.2 V_{RMS}

图 6-6. Large-Signal Frequency Response

Copyright © 2023 Texas Instruments Incorporated


6.6 Typical Characteristics (continued)

at T_A = 25°C, V_{CC} = ±5 V, R_F = 390 Ω, G = +1 V/V, differential input/output, and R_L = 800 Ω (unless otherwise noted)




R_F = 510 Ω, C_F= 1 pF, V_{CC}= 5 V, V_O = 4 V_{PP}

图 6-7. Settling Time




V_{OUT} = 2 V_{PP}

图 6-8. Total Harmonic Distortion vs Frequency




V_{OUT} = 2 V_{PP}, single-ended input, differential output

图 6-9. Second-Harmonic Distortion vs Frequency




V_{OUT} = 4 V_{PP}, single-ended input, differential output

图 6-10. Second-Harmonic Distortion vs Frequency



f = 250 kHz, single-ended input, differential output

图 6-11. Second-Harmonic Distortion vs Output Voltage




f = 500 kHz, single-ended input, differential output

图 6-12. Second-Harmonic Distortion vs Output Voltage

Copyright © 2023 Texas Instruments Incorporated


6.6 Typical Characteristics (continued)

at T_A = 25°C, V_{CC} = ±5 V, R_F = 390 Ω, G = +1 V/V, differential input/output, and R_L = 800 Ω (unless otherwise noted)




V_{OUT} = 4 V_{PP}, single-ended input, differential output

图 6-13. Third-Harmonic Distortion vs Frequency




v_{out} = 2 v_{pp}, single-ended input, differential output

图 6-14. Third-Harmonic Distortion vs Frequency




f = 500 kHz, single-ended input, differential output

图 6-15. Third-Harmonic Distortion vs Output Voltage




f = 250 kHz, single-ended input, differential output

图 6-16. Third-Harmonic Distortion vs Output Voltage



R_F = 1 kΩ

图 6-17. Common-Mode Rejection Ratio vs Frequency



Differential output, R_F = 330 Ω, R_L = 400 Ω

图 6-18. Power-Supply Rejection Ratio vs Frequency

Copyright © 2023 Texas Instruments Incorporated

6.6 Typical Characteristics (continued)

at T_A = 25°C, V_{CC} = ±5 V, R_F = 390 Ω, G = +1 V/V, differential input/output, and R_L = 800 Ω (unless otherwise noted)




图 6-19. Output Impedance vs Frequency




图 6-20. Voltage Noise vs Frequency






图 6-21. Current Noise vs Frequency



Differential input, single-ended output

图 6-22. Large-Signal Transient Response



V_{I_Peak} = 2 V, C_L = 10 pF, V_{CC} = ±15 V

图 6-23. Large-Signal Transient Response




图 6-24. Supply Current vs Free-Air Temperature

Copyright © 2023 Texas Instruments Incorporated

6.6 Typical Characteristics (continued)

at T_A = 25°C, V_{CC} = ±5 V, R_F = 390 Ω, G = +1 V/V, differential input/output, and R_L = 800 Ω (unless otherwise noted)




图 6-25. Supply Current vs Free-Air Temperature (Shutdown State)






图 6-26. Input Bias Current vs Free-Air Temperature



R_F = 1 kΩ

图 6-27. Input Offset Voltage vs Common-Mode Output Voltage



R_F = 1 kΩ, G = 2 V/V

图 6-28. Output Voltage vs Differential Load Resistance


Copyright © 2023 Texas Instruments Incorporated

7 Detailed Description

7.1 Overview

The THS2630 is a fully differential amplifier (FDA). Differential signal processing offers a number of performance advantages in high-speed analog signal processing systems, including immunity to external common-mode noise, suppression of even-order nonlinearities, and increased dynamic range. FDAs not only serve as the primary means of providing gain to a differential signal chain, but also provide a monolithic solution for converting single-ended signals into differential signals allowing for easy, high-performance processing. For more information on the basic theory of operation for FDAs, see the *Fully Differential Amplifiers* application note.

7.2 Functional Block Diagram



7.3 Feature Description

图 7-1 and 图 7-2 shows the differences between the operation of the THS2630 in two different modes. FDAs can work with either differential or single-ended inputs.




图 7-1. Amplifying Differential Input Signals




图 7-2. Amplifying Single-ended Input Signals

7.4 Device Functional Modes

7.4.1 Power-Down Mode

Power-down mode is used when power saving is required. The THS2630S power-down ($\overline{PD}$) pin is an active low input. If left unconnected, an internal 250-kΩ resistor to V_{CC+} keeps the device turned on. The threshold voltage for the power-down function is approximately 1.4 V greater than V_{CC-}. If the $\overline{PD}$ pin is 1.4 V greater than V_{CC-}, the device is active. If the $\overline{PD}$ pin is less than 1.4 V greater than V_{CC-}, the device is off. Pull the pin to V_{CC-} to turn the device off. 图 7-3 shows the simplified version of the power-down circuit. While in the power-down state, the amplifier goes into a high-impedance state. The amplifier output impedance is typically greater than 1 MΩ in the power-down state.





图 7-3. Simplified Power-Down Circuit

Similar to an op amp in an inverting configuration, the output impedance of an FDA is determined by the feedback network configuration. In addition, the THS2630S has an internal 10-kΩ resistor at each output that is tied to the V_{CM} error amplifier (see 节 7.2). The differential output impedance is equal to [(2 × R_F + 2 × R_G) || 20 kΩ]. 图 7-4 shows the closed-loop output impedance of the THS2630S when in power-down.



V_{CC} = ±5 V, gain = 1 V/V, R_F = 1 kΩ, $\overline{PD}$ = V_{CC-}

图 7-4. Output Impedance (in Power-Down) vs Frequency

Copyright © 2023 Texas Instruments Incorporated

8 Application and Implementation

备注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI’s customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Output Common-Mode Voltage

The output common-mode voltage pin sets the dc output voltage of the THS2630. A voltage applied to the VOCM pin from a low-impedance source can be used to directly set the output common-mode voltage. If left floating, then the VOCM pin defaults to the mid-rail voltage, defined as:

$$\frac{(V_{CC+}) + (V_{CC-})}{2} \quad (1)$$

To minimize common-mode noise, connect a 0.1-µF bypass capacitor to the VOCM pin. Output common-mode voltage causes additional current to flow in the feedback resistor network. This current is supplied by the output stage of the amplifier; therefore, additional power dissipation is created. For commonly-used feedback resistance values, this current is easily supplied by the amplifier. The additional internal power dissipation created by this current can be significant in some applications and can dictate the use of the HVSSOP package to effectively control self-heating.

8.1.1.1 Resistor Matching

Resistor matching is important in FDAs to maintain good output balance. An ideal differential output signal implies the two outputs of the FDA should be exactly equal in amplitude and shifted 180° in phase. Any imbalance in amplitude or phase between the two output signals results in an undesirable common-mode signal at the output. The output balance error is a measure of how well the outputs are balanced and is defined as the ratio of the output common-mode voltage to the output differential signal.

$$Output\ Balance\ Error = \frac{\left(\frac{V_{OUT+} - V_{OUT-}}{2}\right)}{V_{OUT+} - V_{OUT-}} \quad (2)$$

At low frequencies, resistor mismatch is the primary contributor to output balance errors. Additionally CMRR, PSRR, and HD2 performance diminish if resistor mismatch occurs. Therefore, to optimize performance, use 1% tolerance resistors or better. 表 8-1 provides the recommended resistor values to use for a particular gain.

表 8-1. Recommended Resistor Values

GAIN (V/V)	R_G (Ω)	R_F (Ω)
1	390	390
2	374	750
5	402	2010
10	402	4020

Copyright © 2023 Texas Instruments Incorporated

8.1.2 Driving a Capacitive Load

Driving capacitive loads with high-performance amplifiers is not a problem as long as certain precautions are taken. The THS2630 has been internally compensated to maximize bandwidth and slew rate performance. When the amplifier is compensated in this manner, capacitive loading directly on the output decreases the device phase margin leading to high-frequency ringing or oscillations. Therefore, for capacitive loads of greater than 10 pF, place a resistor in series with the output of the amplifier, as shown in 图 8-1. A minimum value of 20 Ω works well for most applications. For example, in 50-Ω transmission systems, setting the series resistor value to 50 Ω both isolates any capacitance loading and provides the proper line impedance matching at the source end.




图 8-1. Driving a Capacitive Load

8.1.3 Data Converters

Driving data converters are one of the most popular applications for fully-differential amplifiers. 图 8-2 shows a typical configuration of an FDA attached to a differential analog-to-digital converter (ADC).




图 8-2. Fully-Differential Amplifier Attached to a Differential ADC

FDAs can operate with a single supply. V_{OCM} defaults to the mid-rail voltage, $V_{CC}/2$. The differential output can be fed into a data converter. This method eliminates the use of a transformer in the circuit. If the ADC has a reference voltage output (V_{ref}), then connect V_{ref} directly to the V_{OCM} of the amplifier using a bypass capacitor to reduce broadband common-mode noise.

Copyright © 2023 Texas Instruments Incorporated




图 8-3. Fully-Differential Amplifier Using a Single Supply

8.1.4 Single-Supply Applications

For proper operation, the input common-mode voltage to the input terminal of the amplifier must not exceed the common-mode input voltage range. However, some single-supply applications can require the input voltage to exceed the common-mode input voltage range. In such cases, to bring the common-mode input voltage within the specifications of the amplifier, the circuit configuration of 图 8-4 is suggested.




图 8-4. Circuit With Improved Common-Mode Input Voltage

方程式 3 is used to calculate R_{PU}:

$$R_{PU} = \frac{V_P - V_{CC}}{(V_{IN} - V_P)\frac{1}{R_G} + \left(V_{OUT} - V_P\right)\frac{1}{R_F}} \quad (3)$$

8.2 Typical Application

For signal conditioning in ADC applications, it is important to limit the input frequency to the ADC. Low-pass filters can prevent the aliasing of the high-frequency noise with the frequency of operation. 图 8-5 shows a method by which the noise may be filtered in the THS2630.

图 8-5 shows a typical application design example for the THS2630 device in active low-pass filter topology driving and ADC.

Copyright © 2023 Texas Instruments Incorporated




图 8-5. Antialias Filtering

8.2.1 Design Requirements

表 8-2 provides example design parameters and values for the typical application design example in 图 8-5.

表 8-2. Design Parameters

DESIGN PARAMETERS	VALUE
Supply voltage	±2.5 V to ±17.5 V
Amplifier topology	Voltage feedback
Output control	DC-coupled with output common-mode control capability
Filter requirement	500-kHz, multiple-feedback low-pass filter

8.2.2 Detailed Design Procedure

8.2.2.1 Active Antialias Filtering

图 8-5 shows a multiple-feedback (MFB) lowpass filter. The transfer function for this filter circuit is:

$$H_d(f) = \left[\frac{K}{-\left[\frac{f}{FSF \times fc}\right]^2 + \frac{1}{Q}\frac{jf}{FSF \times fc} + 1}\right] \times \left[\frac{\frac{Rt}{2R4 + Rt}}{1 + \frac{j2\pi fR4RtC3}{2R4 + Rt}}\right] Where\ K = \frac{R2}{R1} \quad (4)$$

$$FSF \times fc = \frac{1}{2\pi\sqrt{2 \times R2R3C1C2}}\ and\ Q = \frac{\sqrt{2 \times R2R3C1C2}}{R3C1 + R2C1 + KR3C1} \quad (5)$$

K sets the pass band gain, fc is the cutoff frequency for the filter, FSF is a frequency scaling factor, and Q is the quality factor.

$$FSF = \sqrt{Re^2 + |Im|^2}\ and\ Q = \frac{\sqrt{Re^2 + |Im|^2}}{2Re} \quad (6)$$

where Re is the real part, and Im is the imaginary part of the complex pole pair. Setting R2 = R, R3 = mR, C1 = C, and C2 = nC results in:

$$FSF \times fc = \frac{1}{2\pi Rc\sqrt{2 \times mn}}\ and\ Q = \frac{\sqrt{2 \times mn}}{1 + m(1 + K)} \quad (7)$$

Copyright © 2023 Texas Instruments Incorporated

Start by determining the ratios, m and n, required for the gain and Q of the filter type being designed, then select C and calculate R for the desired fc.

8.2.3 Application Curve




图 8-6. Large-Signal Frequency Response

8.3 Power Supply Recommendations

The THS2630 devices are designed to operate on power supplies ranging from ±2.5 V to ±15 V (single-ended supplies of 5 V to 30 V). Use a power-supply accuracy of 5% or better. When operated on a board with high-speed digital signals, make sure to provide isolation between digital signal noise and the analog input pins. The THS2630 are connected to power supplies through pin 3 (V_{CC+}) and pin 6 (V_{CC-}). Decouple each supply pin to GND as close to the device as possible with a low-inductance, surface-mount ceramic capacitor of approximately 10 nF. When vias are used to connect the bypass capacitors to a ground plane, configure the vias for minimal parasitic inductance. One method of reducing via inductance is to use multiple vias. For broadband systems, two capacitors per supply pin are advised.

To avoid undesirable signal transients, do not power on the THS2630 with large inputs signals present. Careful planning of system power on sequencing is especially important to avoid damage to ADC inputs when an ADC is used in the application.

Copyright © 2023 Texas Instruments Incorporated

8.4 Layout

8.4.1 Layout Guidelines

To achieve the levels of high-frequency performance of the THS2630, follow proper printed-circuit board (PCB) high-frequency design techniques. Following is a general set of guidelines. In addition, a SLOU554 is available to use as a guide for layout or for evaluating device performance.

- Ground planes—Use a ground plane on the board to provide all components with a low inductive ground connection. However, in the areas of the amplifier inputs and output, the ground plane can be removed to minimize the stray capacitance.
- Proper power-supply decoupling—use a 6.8-µF tantalum capacitor in parallel with a 0.1-µF ceramic capacitor on each supply pin. Sharing the tantalum among several amplifiers is possible depending on the application; however, always use a 0.1-µF ceramic capacitor on the supply pin of every amplifier. In addition, place the 0.1-µF capacitor as close as possible to the supply pin. As this distance increases, the inductance in the connecting trace makes the capacitor less effective. Strive for distances of less than 0.1 inches between the device power pin and the ceramic capacitors.
- Short trace runs or compact part placements—to optimize high-frequency performance, minimize stray series inductance. The best method is to make the circuit layout as compact as possible, thereby minimizing the length of all trace runs. Pay particular attention to the inputs of the amplifier; keep the length as short as possible. This short length helps minimize stray capacitance at the input of the amplifier.

8.4.1.1 PowerPAD™ Integrated Circuit Package Design Considerations


The THS2630 is available in a thermally-enhanced DGN package, which is a member of the PowerPAD™ integrated circuit package family. This package is constructed using a downset leadframe upon which the die is mounted (see 图 8-7 **a** and 图 8-7 **b**). This arrangement results in the lead frame being exposed as a thermal pad on the underside of the package (see 图 8-7 **c**). Because this thermal pad has direct thermal contact with the die, excellent thermal performance can be achieved by providing a good thermal path away from the thermal pad.

The PowerPAD package allows for both assembly and thermal management in one manufacturing operation. During the surface-mount solder operation (when the leads are being soldered), the thermal pad can also be soldered to a copper area underneath the package. Through the use of thermal paths within this copper area, heat can be conducted away from the package into either a ground plane or other heat dissipating device.

The PowerPAD package represents a breakthrough in combining the small area and ease of assembly of the surface mount with the previously awkward mechanical methods of using a heat sink.

More complete details of the PowerPAD installation process and thermal management techniques can be found in *PowerPAD Thermally-Enhanced Package* application report. This document can be found on the TI website at www.ti.com by searching for the keyword PowerPAD. The document can also be ordered through your local TI sales office; refer to SLMA002 when ordering.

Copyright © 2023 Texas Instruments Incorporated



Note: The thermal pad (PowerPAD) is electrically isolated from all other pins and can be connected to any potential from V_{CC-} to V_{CC+}. Typically, the thermal pad is connected to the ground plane because this plane tends to physically be the largest and is able to dissipate the most amount of heat.

图 8-7. Views of Thermally-Enhanced DGN Package

8.4.2 Layout Example




图 8-8. Representative Schematic for Layout




图 8-9. Layout Recommendations

Copyright © 2023 Texas Instruments Incorporated

9 Device and Documentation Support

9.1 Documentation Support

9.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, *Design Guide for 2.3 nV/ √Hz, Differential, Time Gain Control (TGC) DAC Reference Design for Ultrasound* design guide
- Texas Instruments, *EVM User's Guide for High-Speed Fully-Differential Amplifier* user's guide
- Texas Instruments, *Fully Differential Amplifiers* application note
- Texas Instruments, *Maximizing Signal Chain Distortion Performance Using High Speed Amplifiers* application note
- Texas Instruments, *PowerPAD Thermally-Enhanced Package* technical brief
- Texas Instruments, *TI Precision Labs - Fully Differential Amplifiers* video series

9.2 接收文档更新通知

要接收文档更新通知，请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

9.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

9.4 Trademarks

PowerPAD™ and TI E2E™ are trademarks of Texas Instruments.
所有商标均为其各自所有者的财产。

9.5 静电放电警告

静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

9.6 术语表

TI 术语表　　本术语表列出并解释了术语、首字母缩略词和定义。

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2023 Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
THS2630DGKR	Active	Production	VSSOP (DGK) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2UP5
THS2630DGKR.B	Active	Production	VSSOP (DGK) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2UP5
THS2630DGNR	Active	Production	HVSSOP (DGN) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2UQJ
THS2630DGNR.B	Active	Production	HVSSOP (DGN) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2UQJ
THS2630DR	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T2630
THS2630DR.B	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T2630
THS2630SDGKR	Active	Production	VSSOP (DGK) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2UO5
THS2630SDGKR.B	Active	Production	VSSOP (DGK) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	2UO5
THS2630SDGNR	Active	Production	HVSSOP (DGN) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2URJ
THS2630SDGNR.B	Active	Production	HVSSOP (DGN) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	2URJ
THS2630SDR	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T2630S
THS2630SDR.B	Active	Production	SOIC (D) | 8	2500 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	T2630S

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
THS2630DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
THS2630DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS2630DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
THS2630SDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.25	3.35	1.25	8.0	12.0	Q1
THS2630SDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
THS2630SDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
THS2630DGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
THS2630DGNR	HVSSOP	DGN	8	2500	353.0	353.0	32.0
THS2630DR	SOIC	D	8	2500	353.0	353.0	32.0
THS2630SDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
THS2630SDGNR	HVSSOP	DGN	8	2500	353.0	353.0	32.0
THS2630SDR	SOIC	D	8	2500	353.0	353.0	32.0




PACKAGE OUTLINE

D0008A


SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT




NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PACKAGE OUTLINE

DGK0008A

VSSOP - 1.1 mm max height


SMALL OUTLINE PACKAGE




PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X




SOLDER MASK DETAILS

4214862/A 04/2023

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.



SOLDER PASTE EXAMPLE
SCALE: 15X

4214862/A 04/2023

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW


DGN 8

PowerPAD™ HVSSOP - 1.1 mm max height

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4225482/B

PACKAGE OUTLINE

DGN0008H

PowerPAD™ VSSOP - 1.1 mm max height


SMALL OUTLINE PACKAGE




PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.
6. Features may differ or may not be present.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X




SOLDER MASK DETAILS

4229130/B 05/2024

NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.
8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
9. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
10. Size of metal pad may vary due to creepage requirement.



SOLDER PASTE EXAMPLE
EXPOSED PAD 9:
100% PRINTED SOLDER COVERAGE BY AREA
SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	1.91 X 2.01
0.125	1.71 X 1.80 (SHOWN)
0.15	1.56 X 1.64
0.175	1.45 X 1.52

4229130/B 05/2024

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

重要通知和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、与某特定用途的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保法规或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的相关应用。严禁以其他方式对这些资源进行复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。对于因您对这些资源的使用而对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，您将全额赔偿，TI 对此概不负责。

TI 提供的产品受 TI 销售条款)、TI 通用质量指南 或 ti.com 上其他适用条款或 TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。 除非德州仪器 (TI) 明确将某产品指定为定制产品或客户特定产品，否则其产品均为按确定价格收入目录的标准通用器件。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

版权所有 © 2025，德州仪器 (TI) 公司

最后更新日期：2025 年 10 月