

## DESCRIPTION

The MP1584EN-LF-Z is a current mode monolithic buck switching regulator. Operating with an input range of 4.5-40V, the MP1584EN-LF-Z delivers 3A of continuous output current with an integrated high side N-Channel MOSFET. At light loads, MP1584EN-LF-Z operates in low frequency to maintain high efficiency and low output voltage ripple.

Current mode control provides tight load transient response and cycle-by-cycle current limiting.

The MP1584EN-LF-Z guarantees robustness with input under-voltage lockout, start-up current run-away protection, output short protection, feedback short protection and thermal protection.

The MP1584EN-LF-Z is available in 8-pin SOP package, which provides a compact solution with minimal external components.



## FEATURES

- 4.5V to 40V operating input range
- 3A output current
- Up to 94% efficiency
- High efficiency (>78%) at light load
- Internal Soft-Start
- Adjustable switch frequency
- Input under-voltage lockout
- Start-up current run-away protection
- Output short protection
- Feedback short protection
- Thermal protection
- Available in SOP8 and ESOP8 package


## APPLICATIONS

- Distributed Power Systems
- Networking Systems
- FPGA, DSP, ASIC Power Supplies
- Green Electronics/ Appliances
- Notebook Computers

## TYPICAL APPLICATION



## PIN CONFIGURATION



## ABSOLUTE MAXIMUM RATING<sup>1)</sup>

VIN, EN, SW Pin	.....-0.3V to 45V
BST Pin	..... SW-0.3V to SW+5V
All other pins	..... -0.3V to 6V
Junction Temperature <sup>2) 3)</sup>	.....150°C
Lead Temperature	..... 260°C
Storage Temperature	..... -65°C to +150°C

## RECOMMENDED OPERATING CONDITIONS

Input Voltage VIN	.....4.6V to 40V
Output voltage Vout	.....0.8V to 37V
Operating Junction Temp.	.....-40°C to 125°C

## THERMAL PERFORMANCE<sup>4)</sup>

	$\theta_{JA}$	$\theta_{JC}$
SOP8	.....96	.....45°C/W
ESOP8	.....50	.....10°C/W

### Note:

- 1) Exceeding these ratings may damage the device.
- 2) The MP1584EN-LF-Z guarantees robust performance from -40°C to 150°C junction temperature. The junction temperature range specification is assured by design, characterization and correlation with statistical process controls.
- 3) The MP1584EN-LF-Z includes thermal protection that is intended to protect the device in overload conditions. Thermal protection is active when junction temperature exceeds the maximum operating junction temperature. Continuous operation over the specified absolute maximum operating junction temperature may damage the device.
- 4) Measured on JESD51-7, 4-layer PCB.

## ELECTRICAL CHARACTERISTICS


$V_{IN} = 12V, T_A = 25^{\circ}C$ , unless otherwise stated.						
Item	Symbol	Condition	Min.	Typ.	Max.	Units
$V_{IN}$ Under-voltage Lockout Threshold	$V_{IN\_MIN}$	$V_{IN}$ falling	3.6	3.8	4	V
$V_{IN}$ Under-voltage Lockout Hysteresis	$V_{IN\_MIN\_HYST}$	$V_{IN}$ rising	200	400	600	mV
Shutdown Supply Current	$I_{SD}$	$V_{EN}=0V$		1.6	3	$\mu A$
Supply Current	$I_Q$	$V_{EN}=5V, V_{FB}=1V$	30	65	90	$\mu A$
Feedback Voltage	$V_{FB}$	$3.6V < V_{IN} < 40V$	0.784	0.8	0.816	V
Top Switch Resistance <sup>5)</sup>	$R_{DS(ON)T}$			63	78	m $\Omega$
Top Switch Leakage Current	$I_{LEAK\_TOP}$	$V_{IN}=40V, V_{EN}=0V, V_{SW}=0V$			0.1	$\mu A$
Top Switch Current Limit <sup>5)</sup>	$I_{LIM\_TOP}$	Minimum Duty Cycle	3.6	4.5		A
Switch Frequency	$F_{SW}$	$R_{RT} = 330k$	100	160	220	kHz
Minimum On Time <sup>5)</sup>	$T_{ON\_MIN}$			117		ns
Minimum Off Time	$T_{OFF\_MIN}$	$V_{FB}=0V$	100	150	200	ns
EN Shutdown Threshold	$V_{EN\_TH}$	$V_{EN}$ falling, $FB=1V$	1	1.2	1.4	V
EN shut down hysteresis	$V_{EN\_HYST}$	$V_{EN}$ rising, $FB=1V$	50	100	150	mV
Thermal Shutdown <sup>5)</sup>	$T_{TSD}$			137		$^{\circ}C$
Thermal Shutdown Recovery Hysteresis <sup>5)</sup>	$T_{TSDR}$			13		$^{\circ}C$

**Note:** 5) Guaranteed by design.

## PIN DESCRIPTION


PIN SOP8	Name	Description
1	SW	SW is the switching node that supplies power to the output. Connect the output LC filter from SW to the output load.
2	EN	Drive EN pin high to turn on the regulator and low to turn off the regulator.
3	COMP	Compensation pin. Comp is used to compensate the regulation control loop. Connect a series RC network from COMP to GND to compensate the regulation control loop. One ceramic cap such as several tens pF is usually connected from COMP to GND to decouple the voltage noise.
4	FB	Output feedback pin. FB senses the output voltage and is regulated by the control loop to FB reference voltage 0.8V. Connect a resistive divider at FB.
5	GND	Ground.
6	RT	Voltage at the RT pin is regulated at 1.2V. Switch frequency of the regulator can be adjusted by connecting a resistor at the RT pin to ground.
7	VIN	Input voltage pin. VIN supplies power to the IC. Connect a 3.8V to 40V supply to VIN and bypass VIN to GND with a suitably large capacitor to eliminate noise on the input pin to the IC.
8	BST	Bootstrap pin for top switch. A 0.1uF or larger capacitor should be connected between this pin and SW pin to supply current to the top switch and top switch driver.

## BLOCK DIAGRAM



## TYPICAL PERFORMANCE CHARACTERISTICS

$V_{in}=12V$ ,  $V_o=5V$ ,  $L=22\mu H$ ,  $C_{out}=47\mu F$ ,  $C_{in}=20\mu F$ ,  $T_a=25^\circ C$ , unless otherwise noted.





## FUNCTIONAL DESCRIPTION

The MP1584EN-LF-Z is an asynchronous, current-mode, step-down regulator. It regulates input voltages from 3.8V to 40V down to an output voltage as low as 0.8V, and is capable of supplying up to 3A of load current.

### Current-Mode Control

The MP1584EN-LF-Z utilizes current-mode control to regulate the output voltage. The output voltage is measured at the FB pin through a resistive divider and the error is amplified by the internal transconductance error amplifier. The output of internal error amplifier is compared to the switch current measured internally to control the output current limit.

### PFM Mode

The MP1584EN-LF-Z operates in PFM mode at light load. In PFM mode, switch frequency is continuously controlled in proportion to the load current, i.e. switch frequency is decreased when load current drops to boost power efficiency at light load by reducing switch-loss, while switch frequency is increased when load current rises, minimizing both load current and output voltage ripples.

### Power Switch

An N-Channel MOSFET switch is integrated on the MP1584EN-LF-Z to down convert the input voltage to the regulated output voltage. Since the top MOSFET needs a gate voltage great than the input voltage, a boost capacitor connected between BST and SW pins is required to drive the gate of the top switch. The boost capacitor is charged by the internal 3.3V rail when SW is low.

### VIN Under-Voltage Protection

MP1584EN-LF-Z can regulate a wide range input voltage down to an output voltage. If the input voltage decreases to under voltage lockout threshold, the regulator enters into UVLO protection to shutdown internal logic and function blocks.

### Enable Pin

EN pin is a digital control pin that turns the regulator on and off. Drive EN pin high to turn on the regulator and drive it low to turn it off. A resistor such as 100K $\Omega$  can be connected between EN pin and VIN pin for automatic startup.

### COMP Voltage

The current limit is decided by the maximum comp voltage which is around 2.5V. Comp voltage is also adjusted with the output current. The comp voltage decreases as load current drop. When comp voltage keeps the maximum value for around 12480 cycle, the over load protection is triggered. IC enters into the hiccup mode during the OLP.

### Output Current Run-Away Protection

At start-up, due to the high voltage at input and low voltage at output, current inertia of output inductance can be easily built up, resulting in a large start-up output current. COMP value is limited and rise up slowly for a period of time when start up. By such control mechanism, the output current at start-up is well controlled.

### Output Short Protection

When the output is shorted to ground, output current rapidly rises and if it hits the OCP (over current protection) limit, which is 1.3A above the

normal peak current limit, switch frequency is halved to allow time for the inductor current to fall to a safe level. If the OCP limit is hit again in the next cycle, switch frequency is halved again. In the extreme case, switch frequency can be decreased to 1/128 of the original frequency set by the resistor at the RT pin.

### **Feedback Short Protection**

If the FB pin is detected to be short to ground for more than 15 switch cycles, the MP1584EN-LF-Z is

latched off. The regulator can be reactivated again through recycling Vin or EN voltage.

### **Thermal Protection**

When MP1584EN-LF-Z inner temperature rises above the Over Temperature Protection threshold, it is forced into thermal shut-down. Only when IC inner temperature drops below Over Temperature Recovery threshold can the regulator becomes active again.

## APPLICATION INFORMATION

### Setting the Output Voltage

The output voltage is set using a resistive divider from the output voltage to FB pin as Figure 1. The voltage divider divides the output voltage down to the feedback voltage by the ratio:




Figure 1: Output Voltage Setup

Where  $V_{FB}$  is the feedback voltage and  $V_{OUT}$  is the output voltage.

The output voltage is:

$$V_{OUT} = V_{FB} \cdot \frac{R2 + R5}{R2}$$

$V_{FB}$  is 0.8V reference. R2 can be as high as 100KΩ, but a typical value is 10 KΩ~20 KΩ. For example, R2 is 22 KΩ, R5 is determined by:

$$R5 = 27.5 \times (V_{OUT} - 0.8) (K\Omega)$$

One ceramic cap (C5) such as 100nF/6.3V is suggested to parallel with R2 to decouple noise voltage for feedback loop stability in some practical application.

### Operating Frequency

MP1584EN-LF-Z working frequency can be adjusted in different application. Set the resistor connected to RT pin to setup the working frequency as Figure 2 and following expression.

$$f_s = \frac{1}{22.77 \times 10^{-12} \cdot R_4 + 0.315 \times 10^{-6}} \text{ Hz}$$




Figure 2: Operating Frequency Setup

### EN Function

EN pin is a digital input that turns the regulator ON or OFF. Drive EN pin high to turn on the regulator and drive it low to turn off regulator.

Usually, pull up with 100KΩ(R1) resistor for automatic startup (R6=NC).

Low input voltage protection can be setup through EN pin to adjust the R1 and R6 as Figure 3. EN pin voltage below 1.2V to turn off MP1584EN-LF-Z when low input voltage.




Figure 3: Input Voltage UVLO Setup

For example,  $V_{in}=12V$ , setup the  $V_{in}=10V$  to trigger the low input voltage protection.

So, R1 and R6 can be configured as  $R1=1M\Omega$  and  $R6=136.3K\Omega$ .

### BST Capacitor

BST cap supplies the drive for the high-side N-MOSFE switch, connected from the BST pin to SW pin as Figure 4.




Figure 4: BST Cap

The BST cap is charged by the internal 3.3V rail



when SW is low. Usually, one ceramic cap 0.1uF or greater capacitor is ok for high side MOS driver.

## Compensation Loop

COMP is used to compensate the regulation control loop for system stability and transient response. Connect a series RC network (Pole-zero combination) from COMP to GND to optimize the control loop as Figure 5.




Figure 5: Compensation Loop

In some cases, an additional ceramic capacitor (C6 such as 47pF) from COMP to GND is required to eliminate the high frequency noise influence.

Normally application with 5V/3.3V output, 12V/24V input, the below table parameter is recommended.

R3	C4	C6
50~200 KΩ	330~1nF	NC/22~100pF

## Power Inductor

The inductor is required to supply constant current to the output load. A larger value inductor results in less current ripple and also lower output ripple. However, the larger value inductor has a larger physical size, bigger series resistance, high cost or lower saturation current. A good rule to determining the inductance is to allow the peak-to-peak ripple current in the inductor.

It's recommended to allow inductor ripple current  $\Delta I_{PP}$  of 30% maximum peak current. So we can get the proper inductor value as follow.

$$L = \frac{V_{OUT}}{f_s \cdot \Delta I_{PP}} \cdot \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$

Where  $V_{OUT}$  is output voltage,  $V_{IN}$  is input voltage,  $f_s$  is switching frequency and  $\Delta I_{PP}$  is the peak-to-peak inductor ripple current.

Choose an inductor that will not be saturate under the maximum inductor peak current. The peak inductor current can be calculated by following expression:

$$I_{LP} = I_{OUT} + \frac{V_{OUT}}{2 \cdot f_s \cdot L} \cdot \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)$$

Where  $I_{OUT}$  is the load current.

## Freewheel Diode

Freewheel diode supply the current route when high side MOS turns off. The system efficiency is worse if the forward voltage drop is high. So, this diode is recommended to use the schottky diode with lower forward voltage drop to improve overall efficiency.

For example, the B540 (5A/40V) schottky diode performs well in application.

## Input Capacitor

Use low ESR capacitors for the best performance. Ceramic capacitors are preferred, but tantalum or low-ESR electrolytic capacitors may also suffice. It's recommended to choose X5R or X7R dielectrics when using ceramic capacitors.

The RMS current in the input capacitor can be estimated by following expression:

$$I_{Cinput} = I_{OUT} \cdot \sqrt{\frac{V_{OUT}}{V_{IN}} \cdot \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)}$$

Choose the input capacitor whose RMS current rating greater than  $I_{Cinput}$ .

Input voltage ripple for low ESR capacitors can be estimated as follow:

$$\Delta V_{IN} = \frac{I_{OUT}}{C_{INPUT} \cdot f_S} \cdot \frac{V_{OUT}}{V_{IN}} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

It should increase the input capacitor if the input voltage ripple is big. Besides, one ceramic cap such as 0.1uF is suggested to be placed as close to the IC as possible.

### Output Capacitor

The output capacitor is required to maintain the DC output voltage. The output voltage ripple can be estimated by following.

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_S \cdot L} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \cdot \left(R_{ESR} + \frac{1}{8 \cdot f_S \cdot C_{OUT}}\right)$$

Where  $C_{OUT}$  is the output capacitance value and  $R_{ESR}$  is the equivalent series resistance (ESR) value of the output capacitor.

Ceramic, tantalum, or low ESR electrolytic capacitors are recommended. Low ESR capacitors are preferred to keep the output voltage ripple low.

## PCB LAYOUT

PCB layout is very important to achieve stable operation. It is highly recommended to duplicate EVB layout as follow these guidelines.

1. Keep the path of switching current short and minimize the loop area formed by input cap, high-side MOSFET and freewheel diode.
2. Bypass ceramic capacitors are suggested to be put close to the Vin Pin.
3. Ensure all feedback connections are short and direct. Place the feedback

resistors and compensation components as close to the chip as possible.

4. Route SW away from sensitive analog areas such as FB.
5. Connect IN, SW, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability. The 2ozs copper thickness is suggested for better thermal performance in real application.

Figure 6 is the PCB layout reference.




Figure 6: PCB Layout Reference


## REFERENCE DESIGN

### Reference 1:

Vin: 8V~36V

Vout: 5V

Iout: 0~3A




### Reference 2:

Vin: 5V~36V


Vout: 3.3V

Iout: 0~3A



## Package Information

SOP-8




SYMBOL	SOP-8			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A	-	1.75	-	0.069
A1	0.10	0.25	0.004	0.010
A2	1.25	-	0.049	-
b	0.31	0.51	0.012	0.020
c	0.17	0.25	0.007	0.010
D	4.80	5.00	0.189	0.197
E	5.80	6.20	0.228	0.244
E1	3.80	4.00	0.150	0.157
e	1.27 BSC		0.050 BSC	
h	0.25	0.50	0.010	0.020
L	0.40	1.27	0.016	0.050
θ	0°	8°	0°	8°

Note: 1. Follow JEDEC MS-012 AA.

2. Dimension "D" does not include mold flash, protrusions or gate burrs.  
Mold flash, protrusion or gate burrs shall not exceed 6 mil per side.

3. Dimension "E" does not include inter-lead flash or protrusions.  
Inter-lead flash and protrusions shall not exceed 10 mil per side.

### RECOMMENDED LAND PATTERN





ESOP-8

