


## P-Channel Enhancement Mode Field Effect Transistor



**SOT-23**

### Product Summary

- $V_{DS}$  -15V
- $I_D$  -5.6A
- $R_{DS(ON)}$ ( at  $V_{GS}=-4.5V$ ) <34 mohm
- $R_{DS(ON)}$ ( at  $V_{GS}=-2.5V$ ) <44 mohm
- $R_{DS(ON)}$ ( at  $V_{GS}=-1.8V$ ) <62 mohm

### General Description

- Trench Power LV MOSFET technology
- High Density Cell Design for Low  $R_{DS(ON)}$
- High Speed switching
- Moisture Sensitivity Level 1
- Epoxy Meets UL 94 V-0 Flammability Rating
- Halogen Free

### Applications

- Battery protection
- Load switch
- Power management

### ■ Absolute Maximum Ratings ( $T_A=25^\circ\text{C}$ unless otherwise noted)

Parameter		Symbol	Limit	Unit
Drain-source Voltage		$V_{DS}$	-15	V
Gate-source Voltage		$V_{GS}$	$\pm 10$	V
Drain Current	$T_A=25^\circ\text{C}$	$I_D$	-5.6	A
	$T_A=70^\circ\text{C}$		-4.5	
Pulsed Drain Current <sup>A</sup>		$I_{DM}$	-23	A
Total Power Dissipation @ $T_A=25^\circ\text{C}$ Steady State		$P_D$	1.2	W
Thermal Resistance Junction-to-Ambient <sup>B</sup>		$R_{\theta JA}$	105	$^\circ\text{C}/\text{W}$
Junction and Storage Temperature Range		$T_J, T_{STG}$	-55~+150	$^\circ\text{C}$

### ■ Ordering Information (Example)

PREFERRED P/N	PACKING	Marking	MINIMUM PACKAGE(pcs)	INNER BOX QUANTITY(pcs)	OUTER CARTON QUANTITY(pcs)	DELIVERY MODE
RL2305A	SOT-23	2305.	3000	30000	120000	7" reel


**■ Electrical Characteristics** ( $T_J=25^{\circ}\text{C}$  unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Static Parameter						
Drain-Source Breakdown Voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =-250μA	-15			V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>DS</sub> =-15V, V <sub>GS</sub> =0V			-1	μA
Gate-Body Leakage Current	I <sub>GSS</sub>	V <sub>GS</sub> =±10V, V <sub>DS</sub> =0V			±100	nA
Gate Threshold Voltage	V <sub>GS(th)</sub>	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> =-250μA	-0.4	-0.62	-1.0	V
Static Drain-Source On-Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-5.4A		23	34	mΩ
		V <sub>GS</sub> =-2.5V, I <sub>D</sub> =-4A		31	44	
		V <sub>GS</sub> =-1.8V, I <sub>D</sub> =-3A		44	62	
Diode Forward Voltage	V <sub>SD</sub>	I <sub>S</sub> =-5.4A, V <sub>GS</sub> =0V			-1.2	V
Maximum Body-Diode Continuous Current	I <sub>S</sub>				-5.6	A
Dynamic Parameters						
Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> =-9V, V <sub>GS</sub> =0V, f=1MHZ		1010		pF
Output Capacitance	C <sub>oss</sub>			135		
Reverse Transfer Capacitance	C <sub>rss</sub>			109		
Switching Parameters						
Total Gate Charge	Q <sub>g</sub>	V <sub>GS</sub> =-4.5V, V <sub>DS</sub> =-9V, I <sub>D</sub> =-5.6A		11.0		nC
Gate-Source Charge	Q <sub>gs</sub>			2.2		
Gate-Drain Charge	Q <sub>gd</sub>			2.5		
Reverse Recovery Chrage	Q <sub>rr</sub>	I <sub>F</sub> =-4A, di/dt=100A/us		4.4		ns
Reverse Recovery Time	t <sub>rr</sub>			25		
Turn-on Delay Time	t <sub>D(on)</sub>	V <sub>GS</sub> =-4.5V, V <sub>DS</sub> =-9V, I <sub>D</sub> =-1A R <sub>GEN</sub> =2.5Ω		8		
Turn-on Rise Time	t <sub>r</sub>			36		
Turn-off Delay Time	t <sub>D(off)</sub>			77		
Turn-off fall Time	t <sub>f</sub>			56		


A. Pulse Test: Pulse Width  $\leq 300\mu s$ , Duty cycle  $\leq 2\%$ .

B.  $R_{\theta JA}$  is the sum of the junction-to-lead and lead-to-ambient thermal resistance, where the lead thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JL}$  is guaranteed by design, while  $R_{\theta JA}$  is determined by the board design. The maximum rating presented here is based on mounting on a 1 in 2 pad of 2oz copper.


## ■ Typical Performance Characteristics




**Figure1. Output Characteristics**




**Figure2. Transfer Characteristics**




**Figure 3: On-Resistance vs. Drain Current and Gate Voltage**






**Figure 4: On-Resistance vs. Junction Temperature**











**Figure5. Capacitance Characteristics**




**Figure6. Gate Charge**



**Figure7. Safe Operation Area**

**Figure8. Maximum Continuous Drain Current vs Ambient Temperature**

**Figure9. Normalized Maximum Transient Thermal Impedance**


**Resistive Switching Test Circuit & Waveforms**

**Diode Recovery Test Circuit & Waveforms**

**Gate Charge Test Circuit & Waveform**

**Unclamped Inductive Switching (UIS) Test Circuit & Waveforms**


## ■ SOT-23 Package Information




TOP VIEW



SIDE VIEW



SIDE VIEW



UNIT: mm

SUGGESTED SOLDER PAD LAYOUT

SYMBOL	DIMENSIONS			
	INCHES		Millimeter	
	MIN.	MAX.	MIN.	MAX.
A	0.035	0.045	0.900	1.150
A1	0.000	0.004	0.000	0.100
A2	0.035	0.041	0.900	1.050
b	0.012	0.020	0.300	0.500
c	0.004	0.008	0.100	0.200
D	0.110	0.118	2.800	3.000
E	0.047	0.055	1.200	1.400
E1	0.089	0.100	2.250	2.550
e	0.037TYP		0.950TYP	
e1	0.071	0.079	1.800	2.000
L	0.022REF		0.550REF	
L1	0.012	0.200	0.300	0.500
θ	0°	8°	0°	8°

**NOTE:**


1. PACKAGE BODY SIZES EXCLUDE MOLD FLASH AND GATE BURRS.

2. TOLERANCE 0.1mm UNLESS OTHERWISE SPECIFIED.


3. THE PAD LAYOUT IS FOR REFERENCE PURPOSES ONLY.

# ■ Tape and Reel information


## Reel Dimensions




## Tape Dimensions



## Quadrant Assignments For PIN1 Orientation In Tape



  
 User Direction of Feed

RD	Reel Dimension	<input checked="" type="checkbox"/> 7inch	<input type="checkbox"/> 13inch
W	Overall width of the carrier tape	<input checked="" type="checkbox"/> 8mm	<input type="checkbox"/> 12mm <input type="checkbox"/> 16mm
P1	Pitch between successive cavity centers	<input type="checkbox"/> 2mm	<input checked="" type="checkbox"/> 4mm <input type="checkbox"/> 8mm
Pin1	Pin1 Quadrant	<input type="checkbox"/> Q1	<input type="checkbox"/> Q2 <input checked="" type="checkbox"/> Q3 <input type="checkbox"/> Q4