


## Features

- Enhancement mode
- Low RDS(on) to minimize conduction losses
- VitoMOS<sup>®</sup> II Technology
- 100% Avalanche tested, 100% Rg tested
- Optimized Qg, Qgd, and Qgd/Qgs ratio to minimize switching losses



Part ID	Package Type	Marking	Packing
VS8801GTH	TO-220AB	8801GTH	50pcs/Tube



## Maximum ratings, at T<sub>A</sub> =25°C, unless otherwise specified

Symbol	Parameter	Rating	Unit	
V(BR)DSS	Drain-source breakdown voltage	85	V	
VGS	Gate-source voltage	±20	V	
IS	Diode continuous forward current (Wire bond limited)	T <sub>C</sub> =25°C	195	A
ID	Continuous drain current @VGS=10V (Wire bond limited)	T <sub>C</sub> = 25°C	195	A
ID	Continuous drain current @VGS=10V (Wire bond limited)	T <sub>C</sub> = 100°C	195	A
IDM	Pulse drain current tested ①	T <sub>C</sub> =25°C	1240	A
IDSM	Continuous drain current @VGS=10V	T <sub>A</sub> =25°C	24	A
		T <sub>A</sub> =70°C	20	A
EAS	Maximum avalanche energy, single pulsed ②	1332	mJ	
PD	Maximum power dissipation ③	T <sub>C</sub> =25°C	577	W
		T <sub>C</sub> =100°C	288	W
PDSM	Maximum power dissipation ④	T <sub>A</sub> =25°C	2.5	W
		T <sub>A</sub> =70°C	1.8	W
TJ, TSTG	Operating junction and storage temperature range	-55 to 175	°C	

## Thermal characteristics

Symbol	Parameter	Typical	Max	Unit
RθJC	Thermal resistance, junction-to-case ⑤	0.22	0.26	°C/W
RθJA	Thermal resistance, junction-to-ambient ⑥	50	60	°C/W

**Electrical Characteristics**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>Static Electrical Characteristics @ T<sub>j</sub>=25°C (unless otherwise stated)</b>						
V(BR)DSS	Drain-source breakdown voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	85	95	--	V
IDSS	Zero gate voltage drain current(T <sub>j</sub> =25°C)	V <sub>DS</sub> =85V, V <sub>GS</sub> =0V	--	--	1	μA
	Zero gate voltage drain current(T <sub>j</sub> =125°C) <sup>⑦</sup>	V <sub>DS</sub> =85V, V <sub>GS</sub> =0V	--	--	100	μA
IGSS	Gate-body leakage current	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	--	--	±100	nA
VGS(th)	Gate threshold voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	2.6	3.1	3.6	V
RDS(on)	Drain-source on-state resistance <sup>⑧</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =80A	--	1.8	2.3	mΩ
		T <sub>j</sub> =100°C <sup>⑦</sup>	--	2.6	--	mΩ
GFS	Forward transconductance	V <sub>DS</sub> =5V, I <sub>D</sub> =40A	--	94	--	S
<b>Dynamic Electrical Characteristics @ T<sub>j</sub> = 25°C (unless otherwise stated)</b>						
Ciss	Input capacitance <sup>⑦</sup>	V <sub>DS</sub> =40V, V <sub>GS</sub> =0V, f=100kHz	--	11385	--	pF
Coss	Output capacitance <sup>⑦</sup>		--	2255	--	pF
Crss	Reverse transfer capacitance <sup>⑦</sup>		--	80	--	pF
Rg	Gate resistance	f=1MHz	--	2.3	--	Ω
Qg	Total gate charge <sup>⑦</sup>	V <sub>DS</sub> =40V, I <sub>D</sub> =80A, V <sub>GS</sub> =10V	--	171	--	nC
Qgs	Gate-source charge <sup>⑦</sup>		--	54	--	nC
Qgd	Gate-drain charge <sup>⑦</sup>		--	40	--	nC
<b>Switching Characteristics <sup>⑦</sup></b>						
Td(on)	Turn-on delay Time	V <sub>DD</sub> =40V, I <sub>D</sub> =80A, R <sub>G</sub> =3Ω, V <sub>GS</sub> =10V	--	32	--	ns
Tr	Turn-on rise Time		--	131	--	ns
Td(off)	Turn-off delay Time		--	93	--	ns
Tf	Turn-off fall Time		--	81	--	ns
<b>Source- Drain Diode Characteristics@ T<sub>j</sub> = 25°C (unless otherwise stated)</b>						
VSD	Forward on voltage	I <sub>SD</sub> =80A, V <sub>GS</sub> =0V	--	0.87	1	V
Trr	Reverse recovery time <sup>⑦</sup>	V <sub>DD</sub> =60V	--	95	--	ns
Qrr	Reverse recovery charge <sup>⑦</sup>	I <sub>sd</sub> =80A, V <sub>GS</sub> =0V di/dt=100A/μs	--	168	--	nC

NOTE:

- ① Single pulse; pulse width ≤ 100μs.
- ② This maximum value is based on starting T<sub>J</sub> = 25°C, L = 0.5mH, R<sub>G</sub> = 25Ω, I<sub>AS</sub> = 73A, V<sub>GS</sub> = 10V; 100% FT tested at L = 0.5mH, I<sub>AS</sub> = 50A.
- ③ The power dissipation P<sub>d</sub> is based on T<sub>j</sub>(max), using junction-to-case thermal resistance R<sub>θJC</sub>.
- ④ The power dissipation P<sub>dsm</sub> is based on T<sub>j</sub>(max), using junction-to-ambient thermal resistance R<sub>θJA</sub>.
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad). These tests are performed on a cool plate.
- ⑥ The value of R<sub>θJA</sub> is measured with the device in a still air environment with T<sub>A</sub> = 25°C.
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width ≤ 380μs; duty cycles ≤ 2%.

Typical Characteristics




Fig1. Typical output characteristics




Fig2. Typical  $V_{GS(TH)}$  gate-source voltage Vs.  $T_j$




Fig3. Typical transfer characteristics




Fig4. Typical normalized on-resistance Vs.  $T_j$




Fig5. Typical on-resistance Vs gate-source voltage






Fig6. Typical on-resistance Vs drain current


**Typical Characteristics**




**Fig7.** Typical source-drain diode forward voltage




**Fig8.** Maximum safe operating area




**Fig9.** Typical capacitance Vs. drain-source voltage



**Fig10.** Typical gate charge Vs. gate-source voltage




**Fig11.** Power dissipation Vs. case temperature




**Fig12.** Maximum drain current Vs. case temperature


**Typical Characteristics**




**Fig13.** Typical V(BR)DSS Vs Tj




**Fig14.** Maximum avalanche energy vs temperature (°C)



**Fig15 .** Normalized maximum transient thermal impedance




**Fig16.** Unclamped inductive test circuit and waveforms



**Fig17.** Switching time test circuit and waveforms

**Marking Information**



1st line: Vergiga Code (Vs), Vergiga Logo

2nd line: Part Number (8801GTH)


3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code , refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

**TO-220AB Package Outline Data**


Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
<b>A</b>	4.35	4.57	4.70
<b>A1</b>	1.25	1.30	1.40
<b>A2</b>	2.20	2.40	2.60
<b>b</b>	0.70	0.80	1.00
<b>b2</b>	1.17	1.27	1.47
<b>c</b>	0.45	0.50	0.65
<b>D</b>	15.10	15.60	16.10
<b>D1</b>	8.80	9.10	9.40
<b>D2</b>	5.50	--	--
<b>E</b>	9.70	10.00	10.30
<b>E3</b>	7.00	--	--
<b>e</b>	2.54 BSC		
<b>L</b>	12.75	13.50	13.85
<b>L1</b>	--	3.10	3.40
<b>Q</b>	2.60	2.80	3.00
<b>phi P</b>	3.40	3.60	3.80

**Notes:**

1. Refer to JEDEC TO-220 variation AB
2. Dimension "D" and "E" do NOT include mold flash.  
Mold flash shall not exceed 0.127mm per side.