



## Features

- Enhancement mode
- Low RDS(on) to minimize conduction losses
- VitoMOS<sup>®</sup> II Technology
- 100% Avalanche Tested, 100% Rg Tested
- Optimized Qg, Qgd, and Qgd/Qgs ratio to minimize switching losses


**Halogen-Free**

Part ID	Package Type	Marking	Packing
VS1891GUH	TO-247	1891GUH	30pcs/Tube

$V_{DS}$	100	V
$R_{DS(on),TYP@ V_{GS}=10V}$	1.8	mΩ
$I_D$ (Wire bond Limited)	260	A

**TO-247**


## Maximum ratings, at $T_A = 25^\circ\text{C}$ , unless otherwise specified

Symbol	Parameter	Rating	Unit
V(BR)DSS	Drain-Source breakdown voltage	100	V
VGS	Gate-Source voltage	±20	V
IS	Diode continuous forward current (Wire bond limited)	$T_C = 25^\circ\text{C}$ 260	A
ID	Continuous drain current @VGS=10V (Wire bond limited)	$T_C = 25^\circ\text{C}$ 260	A
ID	Continuous drain current @VGS=10V (Silicon limited)	$T_C = 100^\circ\text{C}$ 211	A
IDM	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$ 844	A
IDSM	Continuous drain current @VGS=10V	$T_A = 25^\circ\text{C}$ 26	A
		$T_A = 70^\circ\text{C}$ 21	A
EAS	Maximum Avalanche energy, single pulsed ②	1406	mJ
PD	Maximum power dissipation ③	$T_C = 25^\circ\text{C}$ 441	W
		$T_C = 100^\circ\text{C}$ 221	W
PDSM	Maximum power dissipation ④	$T_A = 25^\circ\text{C}$ 3.3	W
		$T_A = 70^\circ\text{C}$ 2.1	W
TJ,TSTG	Operating junction and storage temperature range	-55 to 175	°C

## Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
RθJC	Thermal Resistance, Junction-to-Case ⑤	0.28	0.34	°C/W
RθJA	Thermal Resistance, Junction-to-Ambient ⑥	32	38	°C/W


**Electrical Characteristics**

Symbol	Parameter	Condition	Min.	Typ.	Max	Unit
<b>Static Electrical Characteristics @ T<sub>j</sub>=25°C (unless otherwise stated)</b>						
V(BR)DSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	100	--	--	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current(T <sub>j</sub> =25°C)	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(T <sub>j</sub> =125°C) <sup>⑦</sup>	V <sub>DS</sub> =100V, V <sub>GS</sub> =0V	--	--	100	μA
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	--	--	±100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	2.5	3.0	3.5	V
R <sub>DS(on)</sub>	Drain-Source On-State Resistance <sup>⑧</sup>	V <sub>GS</sub> =10V, I <sub>D</sub> =80A	--	1.8	2.4	mΩ
		T <sub>j</sub> =100°C <sup>⑦</sup>	--	2.7	--	mΩ
<b>Dynamic Electrical Characteristics @ T<sub>j</sub> = 25°C (unless otherwise stated)</b>						
C <sub>iss</sub>	Input Capacitance <sup>⑦</sup>	V <sub>DS</sub> =50V, V <sub>GS</sub> =0V, f=100KHz	--	12375	--	pF
C <sub>oss</sub>	Output Capacitance <sup>⑦</sup>		--	1785	--	pF
C <sub>rss</sub>	Reverse Transfer Capacitance <sup>⑦</sup>		--	40	--	pF
R <sub>g</sub>	Gate Resistance	f=1MHz	--	2.1	--	Ω
Q <sub>g</sub>	Total Gate Charge <sup>⑦</sup>	V <sub>DS</sub> =50V, I <sub>D</sub> =80A, V <sub>GS</sub> =10V	--	196	--	nC
Q <sub>gs</sub>	Gate-Source Charge <sup>⑦</sup>		--	57	--	nC
Q <sub>gd</sub>	Gate-Drain Charge <sup>⑦</sup>		--	47	--	nC
<b>Switching Characteristics <sup>⑦</sup></b>						
T <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> =50V, I <sub>D</sub> =80A, R <sub>G</sub> =3Ω, V <sub>GS</sub> =10V	--	37	--	ns
T <sub>r</sub>	Turn-on Rise Time		--	133	--	ns
T <sub>d(off)</sub>	Turn-Off Delay Time		--	110	--	ns
T <sub>f</sub>	Turn-Off Fall Time		--	102	--	ns
<b>Source- Drain Diode Characteristics@ T<sub>j</sub> = 25°C (unless otherwise stated)</b>						
V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> =80A, V <sub>GS</sub> =0V	--	0.85	1	V
T <sub>rr</sub>	Reverse Recovery Time <sup>⑦</sup>	V <sub>DD</sub> =60V, I <sub>sd</sub> =80A, V <sub>GS</sub> =0V	--	95	--	ns
Q <sub>rr</sub>	Reverse Recovery Charge <sup>⑦</sup>	di/dt=100A/μs	--	194	--	nC


**NOTE:**

- ① Single pulse; pulse width ≤ 100μs.
- ② This maximum value is based on starting T<sub>J</sub> = 25°C, L = 0.5mH, R<sub>G</sub> = 25Ω, I<sub>AS</sub> = 75A, V<sub>GS</sub> = 10V; 100% FT tested at L = 0.5mH, I<sub>AS</sub> = 52A.
- ③ The power dissipation P<sub>d</sub> is based on T<sub>J(max)</sub>, using junction-to-case thermal resistance R<sub>θJC</sub>.
- ④ The power dissipation P<sub>dsm</sub> is based on T<sub>J(max)</sub>, using junction-to-ambient thermal resistance R<sub>θJA</sub>.
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad). These tests are performed on a cool plate.
- ⑥ The value of R<sub>θJA</sub> is measured with the device in a still air environment with T<sub>A</sub> = 25°C.
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width ≤ 380μs; duty cycles ≤ 2%.


**Typical Characteristics**




**Fig1.** Typical Output Characteristics




**Fig2.** Typical  $V_{GS(TH)}$  Gate -Source Voltage Vs.  $T_j$




**Fig3.** Typical Transfer Characteristics



**Fig4.** Typical Normalized On-Resistance Vs.  $T_j$




**Fig5.** Typical On Resistance Vs Gate -Source Voltage




**Fig6.** Typical On Resistance Vs Drain Current


**Typical Characteristics**




**Fig7.** Typical Source-Drain Diode Forward Voltage




**Fig8.** Maximum Safe Operating Area




**Fig9.** Typical Capacitance Vs. Drain-Source Voltage



**Fig10.** Typical Gate Charge Vs. Gate-Source Voltage




**Fig11.** Power Dissipation Vs. Case Temperature




**Fig12.** Maximum Drain Current Vs. Case Temperature


**Typical Characteristics**



**Fig13 . Normalized Maximum Transient Thermal Impedance**




**Fig14. Unclamped Inductive Test Circuit and waveforms**



**Fig15. Switching Time Test Circuit and waveforms**



**Marking Information**



- 1st line: Vergiga Code (Vs), Vergiga Logo
- 2nd line: Part Number (1891GUH)
- 3rd line: Date code (XXXYWW)
  - XXX: Wafer Lot Number Code , code changed with Lot Number
  - Y: Year Code , refer to table below
  - WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

**TO-247 Package Outline Data**



Symbol	Dimensions (unit: mm)		
	Min	Nom	Max
A	4.90	5.00	5.10
A1	2.31	2.41	2.51
A2	1.90	2.00	2.10
b	1.16	--	1.26
b6	--	--	2.25
b7	--	--	3.25
c	0.59	--	0.66
D	20.90	21.00	21.10
D1	16.25	16.55	16.85
E	15.70	15.80	15.90
E1	13.10	13.30	13.50
E2	4.40	4.50	4.60
E3	1.50	1.60	1.70
e	5.44 BSC		
L	19.80	19.92	20.10
L1	--	--	4.30
ΦP	3.40	3.50	3.60
ΦP1	7.00	--	7.40
Q	5.60	--	6.00
S	6.05	6.15	6.25

**Notes:**

1. Package Reference: JEDEC TO-247, Variation AD.
2. All Dimensions Are In mm.
3. Slot Required, Notch May Be Rounded
4. Dimension D & E Do Not Include Mold Flash. Mold Flash Shall Not Exceed 0.127mm Pre Side.
5. Thermal Pad Contour Optional Within Dimension D1 & E1.