

N&P-Channel 40V MOSFET

E040NP32EL1


V_{DS} (V)	$R_{DS(on),max}$ (m Ω)	I_D (A)
40V	13 @ $V_{GS} = 10V$	36
-40V	35 @ $V_{GS} = -10V$	-22

Features

- Low Gate Charge
- High Power and current handing capability
- Lead free product is acquired
- 100% UIS Tested, 100% DVDS Tested

Applications

- DC/DC Converter
- Ideal for high-frequency switching and synchronous rectification

TO-252-4L


RoHS
COMPLIANT
HALOGEN
FREE

Package And Ordering Information

Ordering code	Package	Marking
E040NP32EL1	TO-252-4L	E040NP32EL1

Ordering Information

Package	Units/ Reel	Reels/ Inner Box	Units/ Inner Box
TO-252-4L	2500	1	2500

Key Performance Parameters

Parameter	Value	Value	Unit
V _{DS} , min @ T _J (max)	40	-40	V
I _D , pulse	144	-88	A
R _{DS(ON)} , max @ V _{GS} =10V	13	35	mΩ
Q _g	24.5	60	nC

Absolute Maximum Ratings at T_J=25°C Unless Otherwise Noted

Parameter	Symbol	N Limit	P Limit	Unit	
Drain-source voltage	V _{DS}	40	-40	V	
Gate-source voltage	V _{GS}	±20	±20		
Continuous drain current	I _D	T _C =25°C	36	-22	A
		T _C =100°C	23	-13.5	
Pulsed drain current	I _{D,pulse}	144	-88		
Avalanche energy, single pulse	E _{AS}	64	56	mJ	
Power dissipation	P _D	T _C =25°C	29	27	W
		T _C =100°C	12	11	
Operating junction and storage temperature range	T _J , T _{stg}	-55 To 150		°C	

Thermal Characteristics

Parameter	Symbol	N Limit	P Limit	Unit
Thermal resistance, junction-to-case	R _{θJC}	-	-	°C/W
Thermal resistance, junction-to-ambient	R _{θJA}	4.3	4.6	

N-Channel Electrical Characteristics at T_J=25°C unless otherwise specified

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions
Static						
Drain to source breakdown voltage	V _{(BR)DSS}	40			V	V _{GS} = 0, I _D = 250 μA
Gate-source threshold voltage	V _{GS(th)}	1	1.5	2	V	V _{DS} = V _{GS} , I _D = 250 μA
Gate-body leakage	I _{GSS}			±100	nA	V _{DS} = 0 V, V _{GS} = ±20 V
Zero gate voltage drain current	I _{DSS}			1	μA	V _{DS} = 40 V, V _{GS} = 0 V
Drain-source on-resistance	R _{DS(on)}		10	13	mΩ	V _{GS} = 10 V, I _D = 15 A
Drain-source on-resistance	R _{DS(on)}		14.5	19	mΩ	V _{GS} = 4.5 V, I _D = 10 A
Forward transconductance	g _{fs}		20		S	V _{DS} = 5 V, I _D = 15 A

Gate resistance	R _g		1.6		Ω	f=1MHz
Gate Charge						
Total gate charge	Q _g		34.5		nC	V _{DS} = 20 V, I _D = 15 A, V _{GS} = 10 V
Gate-source charge	Q _{gs}		3.7			
Gate-drain charge	Q _{gd}		6.3			
Dynamic						
Turn-on delay time	t _{d(on)}		4.6		ns	V _{DS} = 20 V, V _{GS} = 10 V, R _L =1.3Ω, R _{GEN} = 3 Ω
Rise time	t _r		12			
Turn-off delay time	t _{d(off)}		18.8			
Fall time	t _f		6			
Input capacitance	C _{iss}		1160		pF	V _{DS} = 20 V, V _{GS} = 0 V, f = 1.0MHz
Output capacitance	C _{oss}		84			
Reverse transfer capacitance	C _{rss}		170			
Body Diode						
Diode forward voltage	V _{SD}			1.2	V	V _{GS} = 0 V, I _F = 15 A
Reverse recovery time	t _{rr}		17.5		ns	I _S = 15 A, di/dt = 100 A/μs
Reverse recovery charge	Q _{rr}		10.9		nC	

N-Channel Electrical Characteristics Diagrams




Figure 3. Power Dissipation




Figure 4. Drain Current




Figure 5. BV_{DSS} vs Junction Temperature




Figure 6. R_{DS(ON)} vs Junction Temperature




Figure 7. Gate Charge Waveforms




Figure 8. Capacitance




Figure 9. Body-Diode Characteristics





Figure 10. Maximum Safe Operating Area



P-Channel Electrical Characteristics at Tj=25°C unless otherwise specified

Parameter	Symbol	Min.	Typ.	Max.	Unit	Test conditions
Static						
Drain to source breakdown voltage	$V_{(BR)DSS}$	-40			V	$V_{GS} = 0, I_D = -250 \mu A$
Gate-source threshold voltage	$V_{GS(th)}$	-1		-2.5	V	$V_{DS} = V_{GS}, I_D = -250 \mu A$
Gate-body leakage	I_{GSS}			± 100	nA	$V_{DS} = 0 V, V_{GS} = \pm 20 V$
Zero gate voltage drain current	I_{DSS}			-1	μA	$V_{DS} = -40 V, V_{GS} = 0 V$
Drain-source on-resistance	$R_{DS(on)}$		27	35	m Ω	$V_{GS} = -10 V, I_D = -3 A$
Drain-source on-resistance	$R_{DS(on)}$		34	45	m Ω	$V_{GS} = -4.5 V, I_D = -2 A$
Forward transconductance	gfs		7		S	$V_{DS} = -5 V, I_D = -3 A$
Gate resistance	R_g		5.1		Ω	f=1MHz
Gate Charge						
Total gate charge	Qg		60		nC	$V_{DS} = -20 V, I_D = -3 A, V_{GS} = -10 V$
Gate-source charge	Qgs		8.5			
Gate-drain charge	Qgd		13			
Dynamic						
Turn-on delay time	$t_{d(on)}$		10		ns	$V_{DS} = -20 V, V_{GS} = -10 V, R_L=6.7\Omega, R_{GEN} = 3 \Omega$
Rise time	t_r		15			
Turn-off delay time	$t_{d(off)}$		38			
Fall time	t_f		16.4			
Input capacitance	C_{iss}		1010		pF	$V_{DS} = -20 V, V_{GS} = 0 V, f = 1.0MHz$
Output capacitance	C_{oss}		96			
Reverse transfer capacitance	C_{rss}		83			
Body Diode						
Diode forward voltage	V_{SD}			-1.2	V	$V_{GS} = 0 V, I_F = -3 A$
Reverse recovery time	t_{rr}		17.3		ns	$I_S = -3 A, di/dt = 100 A/\mu s$
Reverse recovery charge	Q_{rr}		9.5		nC	

P-Channel Electrical Characteristics Diagrams






Figure 7. Gate Charge Waveforms




Figure 8. Capacitance




Figure 9. Body-Diode Characteristics






Figure 10. Maximum Safe Operating Area



Package Outline Dimensions



Legal Disclaimer

The information given in this document shall be for illustrative purposes only and shall in no event be regarded as a guarantee of conditions or characteristics. Existar Technologies reserves the right to change any information herein. With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Existar Technologies or its affiliates hereby make no representation or warranty of any kind, expressed or implied, as to any information provided hereunder, including without limitation as to the accuracy, completeness or non-infringement of intellectual property rights of any third party, and they assume no liability for the consequences of use of such information. In addition, any information given in this document is subject to customer's compliance with its obligations stated herein and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Existar Technologies in customer's applications. The information contained herein is exclusively intended for technically trained staff. No license is granted by implication under any patent right, copyright, mask work right, or other intellectual property right. It is customer's sole responsibility to evaluate the suitability of the product for the intended application and the completeness of the product information given herein with respect to such application. In no event shall Existar Technologies or its affiliates be liable to any party for any direct, indirect, special, punitive, incidental or consequential damages of any nature whatsoever, including but not limited to loss of profits and loss of goodwill, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory.