

General Description

The TC7SH02 is a single 2-Input NOR gate. The device is designed for 2 V to 5.5 V for V_{CC} operation, it can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments.

The TC7SH02 performs the Boolean function $Y = \overline{A + B}$ or $Y = \overline{A} \cdot \overline{B}$ in positive logic.

The CMOS device has high output drive while maintaining low static power dissipation over a broad V_{CC} operating range.

The TC7SH02 is available in SOT23-5 and SOT353 packages.

Features

- ◆ Wide Supply Voltage Range : 2 V to 5.5 V
- ◆ Max. T_{PD} of 3.6 ns at $V_{CC} = 3.3$ V
- ◆ Low Power Consumption, 10 μ A (Max. I_{CC})
- ◆ ± 24 mA Output Drive at $V_{CC} = 3.3$ V
- ◆ Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ◆ ESD Protection Exceeds JESD 22
 - 2000 V Human-Body Model (A114-A)
 - 1000 V Charged-Device Model (C101)
- ◆ Operating temperature Range : -40°C to 125°C
- ◆ Available Package : SOT23-5 and SOT353

Applications

- ◆ Wide Supply Voltage Range : 1.65 V to 5.5 V
- ◆ Max. T_{PD} of 3.6 ns at $V_{CC} = 3.3$ V
- ◆ Low Power Consumption, 10 μ A (Max. I_{CC})
- ◆ ± 24 mA Output Drive at $V_{CC} = 3.3$ V
- ◆ Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ◆ ESD Protection Exceeds JESD 22
 - 2000 V Human-Body Model (A114-A)
 - 1000 V Charged-Device Model (C101)
- ◆ Operating temperature Range : -40°C to 125°C
- ◆ Available Package : SOT23-5 and SOT353


Logic Diagram



Ordering Information

ORDER NUMBER	PACKAGE DESCRIPTION	PACKAGE OPTION
TC7SH02F-TP	SOT23-5	Tape and Reel,3000
TC7SH02FU-TP	SOT353	Tape and Reel,3000

Pin Configuratio



SOT23-5 and SOT353 (Top View)

Function Table(each gate)

INPUTs		OUTPUT
A	B	Y
L	L	H
L	H	L
H	L	L
H	H	L

H = HIGH voltage level; L = LOW voltage level;

Pin Description

Pin		Function
Num	Name	
1	A	Data Input
2	B	Data Input
3	GND	Ground
4	Y	Data Output
5	V _{CC}	Supply Power Input

Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

Parameter	Symbol	Value	Units
Supply Voltage	V_{CC}	-0.5 to 6.5	V
Input Voltage	V_I	-0.5 to 6.5	V
Voltage range applied to any output in the high-impedance or power-off state ⁽²⁾	V_O	-0.5 to 6.5	V
Voltage range applied to any output in the high or low state ⁽²⁾⁽³⁾	V_O	-0.5 to $V_{CC}+0.5$	V
Input clamp current, $V_I < 0$	I_{IK}	-50	mA
Output clamp current, $V_O < 0$	I_{OK}	-50	mA
Continuous output current	I_O	± 50	mA
Storage temperature range	T_{STG}	-65 to 150	°C
ESD HBM, ANSI/ESDA/JEDEC JS-001 ⁽⁴⁾	ESD_{HBM}	± 2000	V
ESD CDM, JESD22-C101 ⁽⁵⁾	ESD_{CDM}	± 1000	V

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CC} is provided in the Recommended Operating Conditions table.

(4) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(5) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

Recommended Operating Conditions

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Supply voltage	V_{CC}	Operating	2		5.5	V
		Data retention only	2			
Input voltage	V_I		0		5.5	V
Output voltage	V_O				V_{CC}	V
High-level input voltage	V_{IH}	$V_{CC} = 2\text{ V}$	$0.65 \times V_{CC}$			V
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$	1.7			
		$V_{CC} = 3\text{ V to }3.6\text{ V}$	2			
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$	$0.7 \times V_{CC}$			
Low-level input voltage	V_{IL}	$V_{CC} = 2\text{ V}$			$0.35 \times V_{CC}$	V
		$V_{CC} = 2.3\text{ V to }2.7\text{ V}$			0.7	
		$V_{CC} = 3\text{ V to }3.6\text{ V}$			0.8	
		$V_{CC} = 4.5\text{ V to }5.5\text{ V}$			$0.3 \times V_{CC}$	
High-level output current	I_{OH}	$V_{CC} = 2\text{ V}$			-4	mA
		$V_{CC} = 2.3\text{ V}$			-8	
		$V_{CC} = 3\text{ V}$			-16	
		$V_{CC} = 3\text{ V}$			-24	
		$V_{CC} = 4.5\text{ V}$			-32	
Low-level output current	I_{OL}	$V_{CC} = 2\text{ V}$			4	mA
		$V_{CC} = 2.3\text{ V}$			8	
		$V_{CC} = 3\text{ V}$			16	
		$V_{CC} = 3\text{ V}$			24	
		$V_{CC} = 4.5\text{ V}$			32	
Input transition rise or fall rate	$\Delta T/\Delta V$	$V_{CC} = 2\text{ V}$			20	ns/V
		$V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$			10	
		$V_{CC} = 5\text{ V} \pm 0.5\text{ V}$			5	
Operating temperature	T_A		-40		125	°C

Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
High-level output voltage	V_{OH}	$V_{CC} = 2 \sim 5.5 \text{ V}, I_{OH} = -100 \mu\text{A}$	$V_{CC}-0.1$			V
		$V_{CC} = 2 \text{ V}, I_{OH} = -4 \text{ mA}$	1.2			
		$V_{CC} = 2.3 \text{ V}, I_{OH} = -8 \text{ mA}$	1.9			
		$V_{CC} = 3 \text{ V}, I_{OH} = -16 \text{ mA}$	2.4			
		$V_{CC} = 3 \text{ V}, I_{OH} = -24 \text{ mA}$	2.3			
		$V_{CC} = 4.5 \text{ V}, I_{OH} = -32 \text{ mA}$	3.8			
Low-level output voltage	V_{OL}	$V_{CC} = 2 \sim 5.5 \text{ V}, I_{OL} = 100 \mu\text{A}$			0.1	V
		$V_{CC} = 2 \text{ V}, I_{OL} = 4 \text{ mA}$			0.45	
		$V_{CC} = 2.3 \text{ V}, I_{OL} = 8 \text{ mA}$			0.3	
		$V_{CC} = 3 \text{ V}, I_{OL} = 16 \text{ mA}$			0.4	
		$V_{CC} = 3 \text{ V}, I_{OL} = 24 \text{ mA}$			0.55	
		$V_{CC} = 4.5 \text{ V}, I_{OL} = 32 \text{ mA}$			0.55	
Input leakage current	I_L	$V_{IN} = 5.5 \text{ V or GND}, V_{CC} = 0 \sim 5.5 \text{ V}$			± 5	μA
Power off leakage current	I_{OFF}	$V_{IN} \text{ or GND}, V_{CC} = 0 \sim 5.5 \text{ V}$			± 10	μA
Quiescent supply current	I_q	$V_{IN} = V_{CC} \text{ or GND}, I_{OUT} = 0, V_{CC} = 2 \sim 5.5 \text{ V}$			10	μA
Additional quiescent supply current per input pin	ΔI_q	$V_{CC} = 3 \sim 5.5 \text{ V}, \text{one input at } V_{CC}-0.6 \text{ V}, \text{other input at } V_{CC} \text{ or GND}$			500	μA

Switching Characteristics

Parameter	Symbol	Test Conditions	Min	Typ	Max	Units	
Propagation delay from input (A or B) to output (Y)	T_{PD}	$V_{CC} = 2 \text{ V} \pm 0.15 \text{ V}$	$C_L = 15 \text{ pF}$ $R_L = 1 \text{ M}\Omega$		1.9	7.2	nS
		$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$			0.8	4.4	nS
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$			0.8	3.6	nS
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$			0.8	3.4	nS

Typical Performance Characteristics




Figure 1. T_{PD} across Temperature at 3.3V V_{CC}






Figure 2. T_{PD} across V_{CC} at 25°C

Parameter Measurement Information



V_{CC}	INPUTS		V_M	C_L	R_L
	V_I	t_r/t_f			
$2\text{ V} \pm 0.15\text{ V}$	V_{CC}	$\cong 2\text{ ns}$	$V_{CC}/2$	15 pF	1 M Ω
$2.5\text{ V} \pm 0.2\text{ V}$	V_{CC}	$\cong 2\text{ ns}$	$V_{CC}/2$	15 pF	1 M Ω
$3.3\text{ V} \pm 0.3\text{ V}$	3 V	$\cong 2.5\text{ ns}$	1.5 V	15 pF	1 M Ω
$5\text{ V} \pm 0.5\text{ V}$	V_{CC}	$\cong 2.5\text{ ns}$	$V_{CC}/2$	15 pF	1 M Ω




**Figure 3. Voltage waveform propagation delay times,
Inverting and non-inverting outputs**

Notes:


- (1) C_L includes probe and jig capacitance.
- (2) All pulses are supplied at pulse repetition rate $\leq 10\text{ MHz}$.
- (3) The Inputs are measured separately one transition per measurement.
- (4) t_{PLH} and t_{PHL} are the same as t_{PD} .

Package Outline Dimension Unit (mm)

SOT23-5




Mounting Pad Layout (unit: mm)



Package Outline Dimension Unit (mm)

SOT353



Mounting Pad Layout (unit: mm)

