

## 24bit, 192kHz stereo dual channel D/A converter

### Description :

GC4344 is a stereo DAC chip with interpolation filter, multi-bit DAC and output analog filter. GC4344 supports most audio data formats. GC4344 is based on a fourth-order multi-bit modulator with a linear analog low-pass filter, and the sampling rate can be automatically adjusted between 2KHz and 200KHz by detecting the signal frequency and the main clock frequency.

GC4344 integrates an internal digital de-emphasis module that works under 3.3V and 5V. These features make it an ideal choice for audio devices such as DVD playback decoders, digital communication devices, etc.

GC4344 is packaged in MSOP10 and DFN10.

### Features :


- Muti-bit modulator
- 24bit D/A Converter
- Automatic detection of signal frequencies up to 192KHz
- 105dB Dynamic Range
- -90dB Total Harmonic Distortion+SNR
- Low clock jitter sensitivity
- 3.3V or 5V operating voltage
- Linear filter output
- Integrated Digital De-emphasis
- Package: MSOP10, DFN10

### Application :

- ◆ DVD Player
- ◆ Digital Audio Device
- ◆ Other high precision audio conversion

### Packaging Introduction

Per Tray	Per Box	Per Case
4K	8K	64K

**PIN DESCRIPTIONS :**


Pin#	Name	Pin Description
1	SDIN	Serial Audio Data Input
2	DEM /SCLK	External Serial Clock Input Port
3	LRCK	Left/Right Clock Port
4	MCLK	Primary Clock Port
5	VQ	Filter connection for internal quiescent voltage
6	FILT+	Positive reference voltage for the internal sampling circuits
7	AOUTL	Analog left channel output port
8	GND	ground
9	VA	Analog power supply
10	AOUTR	Analog right channel output port

**ABSOLUTE MAXIMUM RATINGS :**

Parameters	Min	Nom	Max	Recommended Scope
VA	-0.3V		6.0 V	3V-5.5V
Input Current, Any Pin Except Supplies			±10 mA	
Digital Input Voltage	-0.3V		VA+0.4 V	3V-5.5V
Operating Temperature	-55 °C		125 °C	-40 °C—85 °C
Storage Temperature	-65 °C	-	150 °C	

**CHARACTERISTICS :**
**DAC ANALOG CHARACTERISTICS**

 (Full-Scale Output Sine Wave, 997 Hz,  $F_s = 48/96/192$  kHz; Test load  $R_L = 3\text{ k}\Omega$ ,  $C_L = 10\text{ pF}$   
 Measurement Bandwidth 10 Hz to 20 kHz, unless otherwise specified.)

		5 V			3.3 V			Unit
		Min	Typ	Max	Min	Typ	Max	
<b>Dynamic Performance</b>								
Dynamic Range	18 to 24-Bit A-weighted	99	105	-	97	103	-	dB
	18 to 24-Bit unweighted	96	102	-	94	100	-	
	16-Bit A-weighted	90	96	-	90	96	-	
	16-Bit unweighted	87	93	-	87	93	-	
Total Harmonic Distortion + Noise	18 to 24-Bit:-20 dB	-	-82	-76	-	-80	-74	dB
	18 to 24-Bit:-60 dB	-	-42	-36	-	-40	-34	
	16-Bit :-20 dB	-	-73	-67	-	-73	-67	
	16-Bit : -60 dB	-	-33	-27	-	-33	-27	

**DAC ANALOG CHARACTERISTICS:**

Parameter	symbol	Min	Typ	Max	Unit
Interchannel Isolation (1 kHz)		-	100	-	dB
Interchannel Gain Mismatch		-	0.1	0.25	dB
Gain Drift		-	100	-	ppm/°C
<b>Analog Output</b>					
Full Scale Output Voltage		$0.60 \cdot V_A$	$0.65 \cdot V_A$	$0.70 \cdot V_A$	$V_{pp}$
Quiescent Voltage	VQ	-	$0.5 \cdot V_A$	-	VDC
Max DC Current from an AOUT pin	IOUTmax	-	10	-	uA
Max Load Capacitance	CL	-	100	-	pF
Output Impedance	ZOUT	-	100	-	$\Omega$

**ON-CHIP DIGITAL AND ANALOG FILTER RESPONSE**

Parameter	symbol	Min	Typ	Max	Unit
<b>Single-Speed Mode</b>					
Passband to -0.1 dB corner		0	-	0.35	fs
Passband to -3 dB corner		0	-	0.499	fs
Frequency Response 10 Hz to 20 kHz		-0.175	-	+0.1	dB
StopBand		0.5465	-	-	fs
StopBand Attenuation		50	-	-	dB
Group Delay		-	$10/F_s$	-	s
De-emphasis Error $F_s = 32$ kHz		-	-	+1.5/+0	dB
De-emphasis Error $F_s = 44.1$ kHz		-	-	+0.05/-0.25	
De-emphasis Error $F_s = 48$ kHz		-	-	-0.2/-0.4	
<b>Double-Speed Mode</b>					
Passband to -0.1 dB corner		0	-	0.22	fs
Passband to -3 dB corner		0	-	0.501	fs
Frequency Response 10 Hz to 20 kHz		-0.15	-	+0.15	dB
StopBand		0.577	-	-	fs
StopBand Attenuation		55	-	-	dB
Group Delay		-	$5/F_s$	-	s
<b>Quad-Speed Mode</b>					
Passband to -0.1 dB corner		0	-	0.11	fs
Passband to -3 dB corner		0	-	0.469	fs
Frequency Response 10 Hz to 20 kHz		-0.12	-	0	dB
StopBand		0.7	-	-	fs
StopBand Attenuation		51	-	-	dB
Group Delay		-	$2.5/F_s$	-	s

**DIGITAL INPUT CHARACTERISTICS:**

Parameter	symbol	Min	Typ	Max	Unit
High-Level Input Voltage	V <sub>IH</sub>	0.6*V <sub>A</sub>	-	-	V
Low-Level Input Voltage	V <sub>IL</sub>	-	-	0.3*V <sub>A</sub>	V
Input Leakage Current	I <sub>in</sub>	-	-	±10	uA
Input Capacitance		-	8	-	pF

**POWER CHARACTERISTICS:**

Parameter	symbol	Min	Typ	Max	Unit
normal operation Supply Current(5V)	I <sub>A</sub>	-	21	30	mA
normal operation Supply Current(3.3V)		-	15	20	mA
power-down state Supply Current(5V)		-	220	-	uA
power-down state Supply Current(3.3V)		-	100	-	uA

**SWITCHING CHARACTERISTICS - SERIAL AUDIO INTERFACE:**

Parameter	symbol	Min	Typ	Max	Unit
MCLK Frequency		0.512	-	50	MHz
MCLK Frequency		45	-	55	%
Input Sample Rate	All MCLK/LRCK ratios combined	fs	2	200	KHz
	256x, 384x, 1024x		2	50	
	256x, 384x		84	134	
	512x, 768x		42	67	
	1152x		30	34	
	128x, 192x		50	100	
	64x, 96x		100	200	
	128x, 192x		168	200	
External SCLK Mode					
LRCK Duty Cycle (External SCLK only)		45	50	55	%
SCLK Pulse Width Low	t <sub>sclkL</sub>	20	-	-	ns
SCLK Pulse Width High	t <sub>sclkH</sub>	20	-	-	ns
SCLK Duty Cycle		45	50	55	%
SCLK rising to LRCK edge delay	t <sub>slrd</sub>	20	-	-	ns
SCLK rising to LRCK edge setup time	t <sub>slrs</sub>	20	-	-	ns
SDIN valid to SCLK rising setup time	t <sub>sdLrs</sub>	20	-	-	ns
SCLK rising to SDIN hold time	t <sub>sdh</sub>	20	-	-	ns
Internal SCLK Mode					
LRCK Duty Cycle (Internal SCLK only)		-	50	-	%
SCLK Period	t <sub>sclkW</sub>	10 <sup>9</sup> /SCLK	-	-	ns
SCLK rising to LRCK edge	t <sub>sclkR</sub>	-	T <sub>sclkW</sub> /2	-	ns
SDIN valid to SCLK rising setup time	t <sub>sdLrs</sub>	10 <sup>9</sup> /(512*fs)+10	-	-	ns
SCLK rising to SDIN hold time MCLK / LRCK = 1152, 1024, 512, 256, 128, or 64	t <sub>sdh</sub>	10 <sup>9</sup> /(512*fs)+15	-	-	ns
SCLK rising to SDIN hold time MCLK / LRCK = 768, 384, 192, or 96	t <sub>sdh</sub>	10 <sup>9</sup> /(512*fs)+15	-	-	ns




Figure 1. External Serial Mode Input Timing




Figure 2. Internal Serial Mode Input Timing




Figure 3. Internal Serial Clock Generation

## APPLICATIONS :

Audio sampling frequencies of GC4344 standard including 48, 44.1, 32 kHz in SSM mode, 96, 88.2, 64 kHz in DSM mode, 192, 176.4, 128kHz in QSM mode. Audio data is input through the serial input data end (SDIN). The left/right channel clock (LRCK) determines the channel for the current input data. A serial clock is a clock in which audio data enters the input data cache. The input data format of GC4344 is shown in Table 1.

### Master Clock

The MCLK/LRCK ratio must be an integer, as shown in Table 1. The frequency of the LRCK is equal to the frequency  $F_s$  of the input data for each channel. The ratio and speed mode of MCLK to LRCK are determined by the number of MCLK cycles and the value of MCLK during an LRCK cycle when the chip is initialized. The built-in divider produces the right clock. Table 1 lists some audio sampling frequencies and the corresponding MCLK and LRCK frequencies. Note that there is no phase requirement here, but LRCK and SCLK must be synchronized.

LRCK (kHz)	MCLK (MHz)									
	64x	96x	128x	192x	256x	384x	512x	768x	1024x	1152x
32	-	-	-	-	8.1920	12.2880	-	-	32.7680	36.8640
44.1	-	-	-	-	11.2896	16.9344	22.5792	33.8680	45.1580	-
48	-	-	-	-	12.2880	18.4320	24.5760	36.8640	49.1520	-
64	-	-	8.1920	12.2880	-	-	32.7680	49.1520	-	-
88.2	-	-	11.2896	16.9344	22.5792	33.8680	-	-	-	-
96	-	-	12.2880	18.4320	24.5760	36.8640	-	-	-	-
128	8.1920	12.2880	-	-	32.7680	49.1520	-	-	-	-
176.4	11.2896	16.9344	22.5792	33.8680	-	-	-	-	-	-
192	12.2880	18.4320	24.5760	36.8640	-	-	-	-	-	-
方式	QSM				DSM			SSM		

Table 1. Common Clock Frequencies

### Serial Clock

GC4344 has external and internal serial clock input modes.

#### External Serial Input Clock

During an LRCK cycle, when 16 rising edge pulses are continuously detected on the SCLK port, an external serial input clock is entered. In this mode, the internal serial mode and the de-emphasis mode are shielded. When no rising edge pulse is detected for two consecutive LRCK cycles on the SCLK port, the system enters the internal serial input clock mode.

#### Internal Serial Input Clock

In the internal serial input clock mode, the serial input clock is generated internally by the chip and synchronized with MCLK and LRCK. The SCLK/LRCK ratio can be 32, 48, 64, or 72, depending on the format of the input data. This mode allows the use of numbers to de-emphasize functionality.






Figure 4. Data Format (I2S)

### De-emphasis


GC4344 contains on-chip digital de-emphasis, and Figure 5 shows the de-emphasis curve at  $F_s$  44.1 kHz. The de-emphasis filter starts when the DEM/SCLK port keeps low level along five consecutive LRCK drops. This function is only valid in internal serial clock mode.



 Figure 5. De-Emphasis Curve ( $F_s = 44.1\text{kHz}$ )

**TYPICAL APPLICATION :**


Package :

MSOP10



**Package Information**


SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.45	0.50	0.55
A1	0	0.02	0.05
b	0.20	0.25	0.30
b1	0.18REF		
c	0.150REF		
D	2.95	3.00	3.05
D2	2.10	2.20	2.30
e	0.50BSC		
Ne	2.00BSC		
E	2.95	3.00	3.05
E2	1.10	1.20	1.30
E3	0.20	0.25	0.30
L	0.30	0.40	0.50
R	0.125REF		
R1	0.100REF		
K	0.45	0.50	0.55
K1	0.35REF		