



钲地半导体
Tudi Semiconductor

Product Specification

TUDI-M41T0

Serial real-time clock

网址 www.sztdbdt.com Q

用芯智造 · 卓越品质


semiconductor device
manufacturer

- Design
- research and development
- production
- and sales



Features

- Counters for seconds, minutes, hours, day, date, month, years, and century
- 32.768 KHz crystal oscillator integrating load capacitance (12.5 pF) providing exceptional oscillator stability and high crystal series resistance operation
- Oscillator stop detection monitors clock operation
- Serial interface supports I2C bus (400 kHz protocol)
- Low standby current 0.9 μ A (typ at 3 V)
- 2.0 to 5.5 V clock operating voltage
- Special software programmable output
- Operating temperature of -40°C to 85°C
- Package form: DIP8 and SOP8



Pin Diagram

Description

The M41T0 real-time clock is a low power serial real-time clock with a built-in 32.768 kHz oscillator (external crystal controlled). Eight registers are used for the clock/calendar function and are configured in binary coded decimal (BCD) format. Addresses and data are transferred serially via a two-line bidirectional bus. The built-in address register is incremented automatically after each WRITE or READ data byte.

The M41T0 is supplied in 8-lead plastic small outline package.

Applications

- Portable instrument
- mobile telephone
- Rechargeable electricity meter, IC card water meter, IC card gas meter
- electrograph



Pin Description

Pin number	Symbol	Function
1	Vcc ₂	Primary power supply
2	X1	32.768 kHz crystal
3	X2	32.768 kHz crystal
4	GND	The earth
5	RST	Reset
6	I/O	Data input/output
7	SCLK	Serial clock input
8	Vcc ₁	Back up power

Block Diagram





Figure 1 M41T0 Internal Block Diagram



Applicative Circuit Diagram



Maximum Rating

Recommended DC operating conditions (=0 ~70) Capacitor (TA=25)

Parameter name	Symbol	Rating	Unit
Pin to ground voltage	Vp	-0.5 ~ +7.0	V
Working temperature	TA	-40 ~ +85	°C
Storage temperature	Ts	-55 ~ +125	°C
Welding temperature(10s)	TH	260	°C

Parameter name	Symbol	Test condition	Least value	Representative value	Crest value	Unit
Supply voltage	Vcc1,Vcc2		2.0		5.5	V
Logical 1 input voltage	VIH		2.0		Vcc+0.3	V
Logical 0 input voltage	VIL	VCC=2.0V	-0.3		+0.3	V
		VCC=5V	-0.3		+0.8	V
Input capacitance	C			10		pF
I/O electric capacity	C _o			15		pF
Crystal oscillator capacitor	Cx			6		pF

Note: Limit parameters refer to the limit value that cannot be exceeded under any conditions. If the limit value is exceeded, physical damage such as product deterioration may occur. At the same time, the chip cannot be guaranteed to work properly when approaching the limit parameters.



Electrical Characteristics

DC characteristics (0 to 70 ; =2.5V to 5.5V)

Parameter name	Symbol	Test condition	Least value	Representative value	Crest value	Unit
Input current on	ILI				500	μA
I/O leakage current	ILO				500	μA
Logical 1 output voltage	VOH	V _{cc} =2.5V	1.6			V
		V _{cc} =5V	2.4			
Logical 0 output voltage	VOL	V _{cc} =2.5V			0.4	V
		V _{cc} =5V			0.4	
Supply current	ICC1A	V _{cc1} =2.5V			0.4	mA
		V _{cc1} =5V			1.2	
Time holding current	ICC1T	V _{cc1} =2.5V			0.3	μA
		V _{cc1} =5V			1	
Quiescent current	ICC1S	V _{cc1} =2.5V		100		nA
		V _{cc1} =5V		100		
Supply current	ICC2A	V _{cc2} =2.5V			0.425	mA
		V _{cc2} =5V			1.28	
Time holding current	ICC2T	V _{cc2} =2.5V			25.3	μA
		V _{cc2} =5V			81	
Quiescent current	ICC2S	V _{cc2} =2.5V			25	μA
		V _{cc2} =5V			80	
Charging resistance of trickle current	R1			2		kΩ
	R2			4		
	R3			8		
Charge diode voltage drop of trickle current	VTD			0.7		V



Electrical Characteristics (continuation)

AC characteristics (TA: 0 ° C to 70 ° C; VCC: +5V ± 10%)

Parameter name	Symbol	Test condition	Least value	Representative value	Crest value	Unit
CLK to RST hold	tcch	Vcc=2V	240			ns
		Vcc=5V	60			
RST of no avail	tcwh	Vcc=2V	4			ns
		Vcc=5V	1			
RST to I/O high impedance	tcdz	Vcc=2V			280	ns
		Vcc=5V			70	
SCLK to I/O high impedance	tccz	Vcc=2V			280	ns
		Vcc=5V			70	
Establish Data to CLK	tdc	Vcc=2V	200			ns
		Vcc=5V	50			
CLK to Data hold	tcdh	Vcc=2V	280			ns
		Vcc=5V	70			
CLK to Data delay	tcdd	Vcc=2V			800	ns
		Vcc=5V			200	
CLK low	tcl	Vcc=2V	1000			ns
		Vcc=5V	250			
CLK Gao	tch	Vcc=2V	1000			ns
		Vcc=5V	250			
CLK frequency	tclk	Vcc=2V			0.5	MHz
		Vcc=5V	DC		2.0	
CLK up and down	tr,tf	Vcc=2V			2000	ns
		Vcc=5V			500	
RST to CLK setup	tcC	Vcc=2V	4			μs
		Vcc=5V	1			



Direction for use :

The principal components of the serial clock chip are shown in Fig. 1: shift register control logic, oscillator, real-time clock, RAM.

Operating principle: as shown in the figure, after the RST signal is active, the shift register unit receives an 8-bit instruction byte serially from I/O under the control of the SCLK synchronous pulse signal, then the 8-bit instruction byte is converted from serial to parallel and sent to the ROM instruction unit. The ROM instruction decoding unit decodes the 8-bit instruction byte to determine the address of the internal register and the read/write state. Then, under the control the next SCLK synchronous pulse signal, the 8-bit data is written into or read out from the corresponding register. Data transmission can also be in a multi- manner, first write the corresponding 8-bit instruction byte, and then under the synchronization of the continuous SCLK pulse signal, the data byte is continuously written or read out the calendar/clock register (or RAM unit). The number of SCLK pulses in the single-byte mode is 8 plus 8, and in the multi - mode it is 8 plus the maximum number of up to 248.

Reset and Clock Control

All data transfers are initiated by driving RST input to high level. RST input has two functions. First, RST connects the control logic to shift register, allowing the address command sequence to be entered. Second, RST can abort the data transfer.

Data must be valid at the rising edge of the clock during input, and the data bit is output at the falling edge of the clock. If the RST input is low, all data transfers are aborted and the I/O pins put in high-impedance state. The data transfer is illustrated in Fig. 3. RST must be logic 0 at power up until VCC is greater than equal to 2.5V, and SCLK must be logic 0 when RST is driven to logic 1.

Presentation of Information

After following the input read command byte for SCLK cycles, the data byte is output on the falling edge of the subsequent SCLK cycles. Note that each transmitted data bit occurs on the first falling edge after the last bit of the read command byte. As long as the RST remains high, additional SCLK cycles will resend the data byte. This operation enables continuous multi-byte reading capability. Additionally, at each rising edge of the SCLK, the I/O pin remains tri-state. Data output begins from bit .

Data-In

Follow the input write command byte with SCLK cycles, and input data on the rising edge of the next SCLK cycles. Any additional SCLK cycles will be ignored. The input starts from bit .




Multibyte Mode

Addressing the clock/calendar or RAM registers as multi-bytes by the 31 (decimal) address (address/command located in to 5 = logical 1). As stated before, bit 6 defines the clock or RAM and bit 0 defines the read or write. Addresses 9 to 31 in the clock/calendar register or address 31 in the RAM register cannot store data. Reading or writing in the multi-byte mode starts at bit 0 of 0. When writing the clock register in the multi-byte mode, the first 8 registers have to be written in the order of transmission of the data. However, when the RAM in the multi-byte mode, it is not necessary to write all 31 bytes to transmit the data. Regardless of whether all 31 bytes are written or, each written byte will be transmitted to the RAM.


Function	Bytes	Pulse count
CLOCK	8	72
RAM	31	256

Sequence Diagram: Read Data






Sequence Diagram: Write Data



Single byte read time sequence



Single byte write timing




Figure 2 Data Transfer Summary



Command Byte

Command Byte is shown in Fig. 2: each data transfer is initialized by the command byte, the most significant bit MSB (bit 7 must be logical 1. If it is zero, writing to the M41T0 is inhibited. Bit 6 is logical 0 for specifying clock/calendar data. Bit 5 specifies RAM data. Bits 1 to 5 specify the particular register to be read or written to. The least significant bit LSB (bit 0) logical 0 for specifying a write operation (input); logical 1 specifies a read operation (output). The command byte is always entered starting with the least significant LSB bit0.

1	RAM/CLK	A4	A3	A2	A1	A0	Read/Write
---	---------	----	----	----	----	----	------------

Figure 3 Address/Command Byte

Stop the Clock

Bit 7 of the seconds register is defined as the clock halt bit. When this bit is set to a logic 1, the clock oscillator stops and M41T0 is placed in low-power standby mode with a current consumption less than 100 nanoamps. When this bit is written to a logic 0 the clock is started.

Write Protection Register

Bit 7 of the write protect register is the write protect bit. Bits 7 down (bits 0-6) are set to zero and read back as zero on a read operation. Bit 7 must be zero before writing to the clock or RAM. When it is high, the write protect bit prevents writing to other register.

AM-PM/12-24 Mode

The bit of the hour register is defined as the or hour mode selection bit. When it is high, the hour mode is selected. In the hour mode, bit is the AM/PM bit, which is logic high to indicate PM. In the hour mode, bit is the th hour bit (hours).

Clock/Calendar

As shown in Figure 4, the clock/calender is contained in 7 write/read registers. The data contained in the clock/calender register is binary-decimal (BCD) code.



Slow Charging (Trickle Charge) Register

This register controls the M41T0 trickle charge feature. The simplified circuit in Fig. 4 represents the basic components of the trick charger. The trickle charge select (TCS) bit (bits 4-7) controls the selection of the trickle charger. To prevent it from being accidentally enabled only the 1010 mode will enable the trickle charger, all other modes will disable the trickle charger. The trickle charger is disabled on power-up the M41T0.

The diode select (DS) bits (bits 2-3) select whether one or two diodes are connected between Vcc2 Vcc1. If DS is 01, then one diode is selected; if DS is 10, then two diodes are selected. If DS is 0 or 11, then the charger is disabled, TCS is not relevant. The RS bits (bits 0-1) select the resistor connected between Vcc and Vcc1. The resistor selected by the resistor select (RS) bits is as follows:

RS bit	Resistor	Typical value
00	/	/
01	R1	2kΩ
10	R2	4k
11	R3	8kΩ




Figure 4 M41T0 Programmable Slow Charger

If RS is 00, the charger is disabled, independent of TCS.



The selection of diodes and resistors is determined by the maximum current required for charging the battery and ultracapacitor. The maximum charging current can be specified as follows: The calculation is performed as described. Assume the 5V system power supply is connected to Vcc2 while the supercapacitor is connected to Vcc1. Furthermore, assume a diode and resistor R1 are connected between Vcc2 and Vcc1 during slow charger operation. The maximum current can be calculated as follows:

$$I_{max} = (5.0V - \text{diode voltage drop}) / R1 = (5.0V - 0.7V) / 2k = 2.2mA$$

Obviously, when the supercapacitor is charged, the voltage between Vcc2 and Vcc1 decreases, and therefore the charging current will decrease

Clock/Calendar Multi-Byte (Burst) Mode

The clock/calendar command byte can specify the multi-byte operation mode. In this mode the first 8 clock/calendar registers can be read or written starting with bit 0 of address 0 (see Fig. 4).

When the multi-byte mode for writing the clock/calendar is specified, no data is to any of the 8 clock/calendar registers (including the control register) if the write protection bit is set to high level. The slow charger is not accessible in the multibyte mode.

RAM

Static RAM is a sequential 31 x8 byte in the RAM address space.

RAM Multi-Byte Mode

RAM command bytes can specify multi-byte working mode. In this mode, the byte RAM register can be read or written sequentially from the bit of address (see Figure).

Crystal Selection

The crystal oscillator at 32.768kHz can be directly connected to M41T0 through pins 2 and 3(X1 and X2). The specified load capacitance (CL) of the selected crystal oscillator should be 6 pF.



Register Overview

The register data format is summarized in Figure 5.




Register address	Register definition																
A. Clock																	
Second <table border="1"><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>RD/\bar{W}</td></tr></table>	1	0	0	0	0	0	0	RD/ \bar{W}	00-59 <table border="1"><tr><td>CH</td><td>Tens</td><td>Sec units</td></tr></table> CH: Oscillation Bit	CH	Tens	Sec units					
1	0	0	0	0	0	0	RD/ \bar{W}										
CH	Tens	Sec units															
Second <table border="1"><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>RD/\bar{W}</td></tr></table>	1	0	0	0	0	0	1	RD/ \bar{W}	00-59 <table border="1"><tr><td>0</td><td>Tens</td><td>Min units</td></tr></table>	0	Tens	Min units					
1	0	0	0	0	0	1	RD/ \bar{W}										
0	Tens	Min units															
Minute <table border="1"><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>RD/\bar{W}</td></tr></table>	1	0	0	0	0	1	0	RD/ \bar{W}	01-12 <table border="1"><tr><td>12/24</td><td>0</td><td>10 A/P</td><td>Tens</td><td>Hr units</td></tr></table>	12/24	0	10 A/P	Tens	Hr units			
1	0	0	0	0	1	0	RD/ \bar{W}										
12/24	0	10 A/P	Tens	Hr units													
Hour <table border="1"><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>RD/\bar{W}</td></tr></table>	1	0	0	0	0	1	1	RD/ \bar{W}	01-28/29 <table border="1"><tr><td>0</td><td>0</td><td>Tens</td><td>Day units</td></tr></table>	0	0	Tens	Day units				
1	0	0	0	0	1	1	RD/ \bar{W}										
0	0	Tens	Day units														
Day <table border="1"><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>RD/\bar{W}</td></tr></table>	1	0	0	0	1	0	0	RD/ \bar{W}	01-30 <table border="1"><tr><td>0</td><td>0</td><td>Tens</td><td>Day units</td></tr></table>	0	0	Tens	Day units				
1	0	0	0	1	0	0	RD/ \bar{W}										
0	0	Tens	Day units														
Month <table border="1"><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>RD/\bar{W}</td></tr></table>	1	0	0	0	1	0	1	RD/ \bar{W}	01-31 <table border="1"><tr><td>0</td><td>0</td><td>0</td><td>Tens</td><td>Mon Units</td></tr></table>	0	0	0	Tens	Mon Units			
1	0	0	0	1	0	1	RD/ \bar{W}										
0	0	0	Tens	Mon Units													
Year <table border="1"><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>RD/\bar{W}</td></tr></table>	1	0	0	0	1	1	0	RD/ \bar{W}	01-12 <table border="1"><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>Week</td></tr></table>	0	0	0	0	Week			
1	0	0	0	1	1	0	RD/ \bar{W}										
0	0	0	0	Week													
Control Register <table border="1"><tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>RD/\bar{W}</td></tr></table>	1	0	0	0	1	1	1	RD/ \bar{W}	00-99 <table border="1"><tr><td>Tens</td><td>Yr units</td></tr></table>	Tens	Yr units						
1	0	0	0	1	1	1	RD/ \bar{W}										
Tens	Yr units																
Charge Register <table border="1"><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>RD/\bar{W}</td></tr></table>	1	0	0	1	0	0	0	RD/ \bar{W}	<table border="1"><tr><td>WP</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table> WP: Write Protect Bit	WP	0	0	0	0	0	0	0
1	0	0	1	0	0	0	RD/ \bar{W}										
WP	0	0	0	0	0	0	0										
Charge Register <table border="1"><tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>RD/\bar{W}</td></tr></table>	1	0	1	1	1	1	1	RD/ \bar{W}	<table border="1"><tr><td>TCS</td><td>TCS</td><td>TCS</td><td>TCS</td><td>DS</td><td>DS</td><td>RS</td><td>RS</td></tr></table>	TCS	TCS	TCS	TCS	DS	DS	RS	RS
1	0	1	1	1	1	1	RD/ \bar{W}										
TCS	TCS	TCS	TCS	DS	DS	RS	RS										
B. RAM																	
RAM 0 <table border="1"><tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>RD/\bar{W}</td></tr></table>	1	1	0	0	0	0	0	RD/ \bar{W}	Data 0 <table border="1"><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>								
1	1	0	0	0	0	0	RD/ \bar{W}										
RAM 30 <table border="1"><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>RD/\bar{W}</td></tr></table>	1	1	1	1	1	1	0	RD/ \bar{W}	Data 30 <table border="1"><tr><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>								
1	1	1	1	1	1	0	RD/ \bar{W}										
Clock Multi-byte Mode <table border="1"><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>RD/\bar{W}</td></tr></table>	1	1	1	1	1	1	1	RD/ \bar{W}									
1	1	1	1	1	1	1	RD/ \bar{W}										

Power Supply Control

Vcc1 provides low power in a single power supply and battery powered system and provides low power battery backup. Vcc2 provides the primary power supply in a dual power supply system, at which time Vcc1 is connected to the backup power supply to save time information and data in the absence of the primary power supply. The M41T0 is powered by the higher of Vcc1 or Vcc2. When Vcc2 exceeds Vcc1+0.2V, the M41T0 is powered by Vcc2. When Vcc2+0.2V is lower than Vcc1, the M41T0 is powered by Vcc1.



Package SOP8



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
B	0.330	0.510	0.013	0.020
C	0.190	0.250	0.007	0.010
D	4.780	5.000	0.188	0.197
E	3.800	4.000	0.150	0.157
E1	5.800	6.300	0.228	0.248
e	1.270TYP		0.050TYP	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°



Order information

Order Number	Package	Package Quantity	Marking On The park	Temperature	Operating Voltage
M41T0M6E-TUDI	SOP8	Tube,100,A box of 20000	M41T0	- 40°C to 85°C	2.0-5.5V
M41T0M6F-TUDI	SOP8	Tape,Reel,2500			



钰地半导体
Tudi Semiconductor



Important statement:

- TUDI Semiconductor reserves the right to modify the product manual without prior notice! Before placing an order, customers need to confirm whether the obtained information is the latest version and verify the completeness of the relevant information.
- Any semi-guide product is subject to failure or malfunction under specified conditions. It is the buyer's responsibility to comply with safety standards when using TUDI Semiconductor products for system design and whole machine manufacturing. And take the appropriate safety measures to avoid the potential in the risk of loss of personal injury or loss of property situation!
- TUDI Semiconductor products have not been licensed for life support, military, and aerospace applications, and therefore TUDI Semiconductor is not responsible for any consequences arising from the use of this product in these areas.
- If any or all TUDI Semiconductor products (including technical data, services) described or contained in this document are subject to any applicable local export control laws and regulations, they may not be exported without an export license from the relevant authorities in accordance with such laws.
- The specifications of any and all TUDI Semiconductor products described or contained in this document specify the performance, characteristics, and functionality of said products in their standalone state, but do not guarantee the performance, characteristics, and functionality of said products installed in Customer's products or equipment. In order to verify symptoms and conditions that cannot be evaluated in a standalone device, the Customer should ultimately evaluate and test the device installed in the Customer's product device.
- TUDI Semiconductor documentation is only allowed to be copied without any alteration of the content and with the relevant authorization. TUDI Semiconductor assumes no responsibility or liability for altered documents.
- TUDI Semiconductor is committed to becoming the preferred semiconductor brand for customers, and TUDI Semiconductor will strive to provide customers with better performance and better quality products.