



CoolGaN™ Transistor 650 V N-Channel Enhancement Mode



General description


650V GaN-on-Silicon Enhancement-mode Power Transistor in Dual Flat No-lead Package (DFN) with 5 mm × 6 mm Size

Features

- Enhancement-mode transistor - normally-OFF power switch
- Ultra-high switching frequency
- No reverse-recovery charge
- Low gate charge, low output charge
- ESD safeguard
- RoHS, Pb-free, REACH-compliant

Applications

- AC-DC converters
- DC-DC converters
- Totem pole PFC
- Fast battery charging
- High-density power conversion
- High-efficiency power conversion



Gate	8
Drain	1, 2, 3, 4
Kelvin Source	7
Source	5, 6, 9

Table 1 Key Performance Parameters at $T_j = 25^\circ\text{C}$

Parameters	Values	Units
$V_{DS, \max}$	650	V
$R_{DS(on), \max}$	140	m Ω
Q_G, typ	3.3	nC
I_D, Pulse	32	A
$Q_{OSS} @ 400\text{ V}$	33	nC
Q_{rr}	0	nC

1 Maximum ratings

at $T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified. Continuous application of maximum ratings can deteriorate transistor lifetime. For further information, contact CloudSemi sales office.

Table 3 Maximum rating

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Drain-source voltage	$V_{DS, max}$	-	-	650	V	$V_{GS} = 0\text{ V}$, $I_D = 10\text{ }\mu\text{A}$
Drain-source voltage transient ¹	$V_{DS, transient}$	-	-	750	V	$V_{GS} = 0\text{ V}$, $V_{DS} = 750\text{ V}$
Continuous current, drain-source	I_D	-	-	17	A	$T_c = 25\text{ }^\circ\text{C}$
Pulsed current, drain-source ²	$I_{D, pulse}$	-	-	32	A	$T_c = 25\text{ }^\circ\text{C}$; $V_G = 6\text{ V}$
Pulsed current, drain-source ²	$I_{D, pulse}$	-	-	18	A	$T_c = 125\text{ }^\circ\text{C}$; $V_G = 6\text{ V}$
Gate-source voltage, continuous ³	V_{GS}	-1.4	-	+7	V	$T_j = -55\text{ }^\circ\text{C}$ to $150\text{ }^\circ\text{C}$
Gate-source voltage, pulsed	$V_{GS, pulse}$	-	-	+10	V	$T_j = -55\text{ }^\circ\text{C}$ to $150\text{ }^\circ\text{C}$; $t_{Pulse} = 50\text{ ns}$, $f = 100\text{ kHz}$; open drain
Power dissipation	P_{tot}	-	-	113	W	$T_c = 25\text{ }^\circ\text{C}$
Operating temperature	T_j	-55	-	+150	$^\circ\text{C}$	
Storage temperature	T_{stg}	-55	-	+150	$^\circ\text{C}$	

1. $V_{DS, transient}$ is intended for surge rating during non-repetitive events, $t_{Pulse} < 1\text{ }\mu\text{s}$.

2. Pulse width = $10\text{ }\mu\text{s}$.

3. The minimum V_{GS} is clamped by ESD protection circuit, as shown in Figure 8.

2 Thermal characteristics

Table 4 Thermal characteristics

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Thermal resistance, junction-case	R_{thJC}	-	-	1.1	$^\circ\text{C}/\text{W}$	
Reflow soldering temperature	T_{sold}	-	-	260	$^\circ\text{C}$	MSL3

3 Electrical characteristics

at $T_j = 25\text{ }^\circ\text{C}$, unless specified otherwise.

Table 5 Static characteristics

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Gate threshold voltage	$V_{GS(TH)}$	1.2	1.7	2.5	V	$I_D = 17.2\text{ mA}; V_{DS} = V_{GS}; T_j = 25\text{ }^\circ\text{C}$
		-	1.6	-		$I_D = 17.2\text{ mA}; V_{DS} = V_{GS}; T_j = 125\text{ }^\circ\text{C}$
Drain-source leakage current	I_{DSS}	-	0.6	20	μA	$V_{DS} = 650\text{ V}; V_{GS} = 0\text{ V}; T_j = 25\text{ }^\circ\text{C}$
		-	1	-		$V_{DS} = 650\text{ V}; V_{GS} = 0\text{ V}; T_j = 125\text{ }^\circ\text{C}$
Gate-source leakage current	I_{GSS}	-	40	200	μA	$V_{GS} = 6\text{ V}; V_{DS} = 0\text{ V}$
Drain-source on-state resistance	$R_{DS(on)}$	-	100	140	$\text{m}\Omega$	$V_{GS} = 6\text{ V}; I_D = 5\text{ A}; T_j = 25\text{ }^\circ\text{C}$
		-	200	-	$\text{m}\Omega$	$V_{GS} = 6\text{ V}; I_D = 5\text{ A}; T_j = 125\text{ }^\circ\text{C}$
Gate resistance	R_G	-	3.5	-	Ω	$f = 5\text{ MHz}; \text{open drain}$

Table 6 Dynamic characteristics

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Input capacitance	C_{iss}	-	125	-	pF	$V_{GS} = 0\text{ V}; V_{DS} = 400\text{ V}; f = 100\text{ kHz}$
Output capacitance	C_{oss}	-	40	-	pF	$V_{GS} = 0\text{ V}; V_{DS} = 400\text{ V}; f = 100\text{ kHz}$
Reverse transfer capacitance	C_{rss}	-	0.5	-	pF	$V_{GS} = 0\text{ V}; V_{DS} = 400\text{ V}; f = 100\text{ kHz}$
Effective output capacitance, energy related ¹	$C_{o(er)}$	-	53	-	pF	$V_{GS} = 0\text{ V}; V_{DS} = 0\text{ to }400\text{ V}$
Effective output capacitance, time related ²	$C_{o(tr)}$	-	81	-	pF	$V_{GS} = 0\text{ V}; V_{DS} = 0\text{ to }400\text{ V}$
Output charge	Q_{oss}	-	33	-	nC	$V_{GS} = 0\text{ V}; V_{DS} = 0\text{ to }400\text{ V}$

1. $C_{o(er)}$ is the fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 400 V.

2. $C_{o(tr)}$ is the fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 400 V.

Table 7 Gate charge characteristics



Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Gate charge	Q_G	-	3.3	-	nC	$V_{GS} = 0$ to 6 V; $V_{DS} = 400$ V; $I_D = 5$ A
Gate-source charge	Q_{GS}	-	0.3	-	nC	
Gate-drain charge	Q_{GD}	-	1.25	-	nC	
Gate plateau voltage	V_{plat}	-	2.4	-	V	$V_{DS} = 400$ V; $I_D = 5$ A

Table 8 Reverse conduction characteristics

Parameters	Symbols	Values			Units	Notes/Test Conditions
		Min.	Typ.	Max.		
Source-drain reverse voltage	V_{SD}	-	2.5	-	V	$V_{GS} = 0$ V; $I_{SD} = 5$ A
Pulsed current, reverse	$I_{S, pulse}$	-	28	-	A	$V_{GS} = 6$ V
Reverse recovery charge	Q_{rr}	-	0	-	nC	$I_{SD} = 5$ A; $V_{DS} = 400$ V
Reverse recovery time	t_{rr}	-	0	-	ns	
Peak reverse recovery current	I_{rrm}	-	0	-	A	

4 Electrical characteristics diagrams

at $T_j = 25\text{ }^\circ\text{C}$, unless specified otherwise.









Figure 9 Typ. capacitances




$C_{xss} = f(V_{DS})$; Freq. = 100 kHz

Figure 10 Typ. gate charge




$V_{GS} = f(Q_G)$; V_{DS} = 400 V; I_D = 5 A

Figure 11 Typ. output charge




$Q_{oss} = f(V_{DS})$; Freq. = 100 kHz


Figure 12 Typ. Coss stored energy




$E_{oss} = f(V_{DS})$; Freq. = 100 kHz

Figure 13 Gate threshold voltage



$$V_{GS(TH)} = f(T_j); V_{GS} = V_{DS}; I_D = 17.2 \text{ mA}$$

Figure 14 Drain-source on-state resistance




$$R_{DS(on)} = f(T_j); I_D = 5 \text{ A}; V_{GS} = 6 \text{ V}$$

Figure 15 Max. transient thermal impedance



$$Z_{thJC} = f(t_p, D)$$

Figure 16 Power dissipation


$$P_{tot} = f(T_c)$$




5 Package outlines



PACKAGE - GROUP NUMBER:		DFN8-5*6	
DIMENSIONS	MILLIMETERS		
	MIN.	MAX.	
A	-	1.10	
A1	-	0.05	
b	0.45	0.55	
c	0.20		
D	5.00		
D1	4.20	4.40	
D2	4.21	4.41	
E	6.00		
e	1.27		
L	0.60	0.80	
L1	2.10	2.30	
L2	0.60	0.80	
L3	0.15	0.35	

5 Package outlines



All pads are non-solder mask defined
All dimensions are in units mm