


## Current Mode PWM Controller for Forward and Flyback Application

### Features

- Peak Current Mode Control
- Adj Switching Frequency up to 500 kHz
- Jittering Frequency
- Latched Primary OCP with 10 ms Delay
- Over load Protection(OLP) with 55ms Delay
- Delayed Operation Upon Start-up via an Internal Fixed Timer
- Adj Soft-start Timer
- VDD Range from 10V to 26V with Auto-recovery UVLO
- Auto-recovery Brown-Out Detection
- Internal 160 ns Leading Edge Blanking
- Adjustable Internal Ramp Compensation
- +500 mA / -800 mA Source / Sink Capability
- Ready for Updated No Load Regulation Specifications
- Maximum 50% Duty Cycle
- SOP-8,MSOP-8,DFN-8 and DIP-8 Packages





### Ordering Information

DEVICE	Package Type	MARKING	Packing	Packing Qty
NCP1252N	DIP-8	NCP1252	TUBE	2000pcs/Box
NCP1252M/TR	SOP-8	NCP1252	REEL	2500pcs/Reel
NCP1252MM/TR	MSOP-8	P1252	REEL	3000pcs/Reel
NCP1252DQ3/TR	DFN-8 3*3	P1252	REEL	5000pcs/Reel




## Pin Configuration



## Pin Descriptions

Name	Pin	Description
FB	1	Feedback input pin
BO	2	This pin monitors the input voltage image to offer a Brown-out protection.
CS	3	Current sense input, connected through a resistor to GND to set the primary side peak current
RI	4	This pin is to program the switching frequency. By connecting a resistor to ground to set the switching frequency
GND	5	Ground
GATE	6	Totem-pole gate driver output for power MOSFET
VDD	7	IC DC power supply input
SS	8	Soft start pin, A capacitor connected to ground selects the soft-start duration. The soft start is grounded during the delay timer

## Block Diagram



## Absolute Maximum Ratings

Symbol	Parameter	Min.	Max.	Unit
V <sub>DD</sub>	DC Supply Voltage		30	V
I <sub>DD</sub>	VDD DC Clamp Current		10	mA
V <sub>FB</sub>	FB Input Voltage	-0.3V	5	V
V <sub>BO</sub>	BO Input Voltage	-0.3V	5	V
V <sub>CS</sub>	CS Input Voltage	-0.3V	5	V
V <sub>RI</sub>	RI Input Voltage	-0.3V	5	V
V <sub>SS</sub>	SS Input Voltage	-0.3V	5	V
R <sub>JA</sub>	SOP-8 Thermal Resistance (Junction-to-Air)		150	°C/W
	DIP-8 Thermal Resistance (Junction-to-Air)		75	°C/W
T <sub>J</sub>	Operating Junction Temperature	-40	150	°C
T <sub>STG</sub>	Storage Temperature Range	-55	160	°C
T <sub>L</sub>	Lead Temperature (Wave Soldering or IR,10Seconds)		260	°C
ESD	Human Body Model,JEDEC:JESD22-A114		2.5	KV
	Machine Model, JEDEC:JESD22- A115		250	V

Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute maximum-rated conditions for extended period may affect device’s reliability.

## Recommended Operating Conditions

Symbol	Parameter	Min.	Max.	Unit
V <sub>DD</sub>	DC Supply Voltage	10	26	V
T <sub>A</sub>	Operating Ambient Temperature <sup>(1)</sup>	-40	125	°C

Note(1) :Operating temperature range: -40°C to +125°C. This product is designed for industrial grade applications. For automotive grade versions compliant with AEC-Q100, please conduct internal screening per the standard or contact our sales team for availability.

## Electrical Characteristics (T<sub>A</sub> = 25°C, V<sub>DD</sub>=15V, R<sub>I</sub>=43KΩ, unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
<b>Supply Voltage (VDD)</b>						
I <sub>DD_ST</sub>	Startup Current	VDD=V <sub>DD_ON</sub> -0.01V		20	100	uA
I <sub>DD_OP1</sub>	Operation Current 1	F <sub>OSC</sub> =100KHz	0.5	1.4	2.2	mA
I <sub>DD_OP2</sub>	Operation Current 2	F <sub>OSC</sub> =100KHz, C <sub>L</sub> =1nF	2.0	2.7	3.5	mA
V <sub>DD_ON</sub>	Threshold Voltage to Startup	VDD Rising	11.2	11.7	12.2	V
V <sub>DD_OFF</sub>	Threshold Voltage to Stop Switching in Normal Mode	VDD Falling	8.3	9.0	9.7	V
V <sub>DD_OVP</sub>	Over voltage protection voltage		26.5	27.5	28.5	V
T <sub>D_OVP</sub>	OVP Debounce Time			6		cycle









V <sub>DD_Clamp</sub>		IDD=10mA		30.0		V
Feedback Input Section(FB Pin)						
V <sub>FB_Open</sub>	FB Open Loop Voltage			6.0		V
A <sub>V</sub>	Internal $\Delta V_{FB}/\Delta V_{CS}$			3		V/V
I <sub>FB_Short</sub>	FB pin short circuit current	Short FB pin to GND	1.5			mA
V <sub>Ref_Burst_L</sub>	The threshold enter Burst mode			0.3		V
V <sub>Ref_Burst_H</sub>	The threshold exit Burst mode			0.33		V
V <sub>TH_PL</sub>	Power limiting FB Threshold Voltage			4.6		V
T <sub>D_PL</sub>	Power limiting Debounce Time			55		ms
R <sub>pull-up</sub>	Internal pull-up resistor			3.5		K $\Omega$
V <sub>f</sub>	Internal Diode forward voltage			0.75		V
Z <sub>FB_IN</sub>	Input Impedance			40		K $\Omega$
Current Sense Input(CS Pin)						
V <sub>TH_OC</sub>	Current Limiting Threshold Voltage		0.92	1	1.08	V
T <sub>LEB</sub>	Leading edge blanking time			160		ns
T <sub>D_OC</sub>	Over Current Detection and Control Delay			70	150	ns
I <sub>Bias</sub>	Input Bias Current			0.02		$\mu$ A
V <sub>Ramp</sub>	Internal Ramp Compensation Voltage level		3.15	3.5	3.85	V
R <sub>Ramp</sub>	Internal Ramp Compensation resistance to CS pin			26.5		K $\Omega$

**Electrical Characteristics**(T<sub>A</sub> = 25°C, V<sub>DD</sub>=15V, R<sub>I</sub>=43K $\Omega$ , unless otherwise noted)

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Oscillator						
F <sub>OSC</sub>	Normal Oscillation Frequency		92	100	108	KHz
F <sub>OSC</sub>	Normal Oscillation Frequency	R <sub>I</sub> =8.5K $\Omega$	425	500	550	KHz
F <sub>JR</sub>	Frequency jitter range			+/-5		%
F <sub>Jitter</sub>	jitter frequency			300		Hz
F <sub>MAX</sub>	Max Oscillation Frequency		500			KHz
D <sub>MAX</sub>	A version Max Duty cycle		45.6	48	49.6	%
GATE Driver						
R <sub>SRC</sub>	Gate Source resistance			20	30	$\Omega$
R <sub>SINK</sub>	Gate Sink resistance			10	19	$\Omega$
V <sub>Gate_Clamp</sub>	Gate clamp voltage	V <sub>DD</sub> =25V, C <sub>L</sub> =1000pF		15	18	V
T <sub>R</sub>	Gate rising time	C <sub>L</sub> =1000pF		45		nS
T <sub>F</sub>	Gate falling time	C <sub>L</sub> =1000pF		30		nS

$V_{H\_Drop}$	High-state voltage drop	$V_{DD}=V_{DD\_OFF}+0.1V$ $C_L=1000pF$		50	500	mV
<b>Soft Start(SS Pin)</b>						
$I_{SS}$	Soft start charge current	Short SS pin to GND	8.8	10	11	uA
$V_{SS}$	Soft start completion voltage threshold		3.5	4.0	4.5	V
$T_{SS\_Delay}$	Internal delay before starting the Soft start when $V_{DD\_ON}$ is reached		100	120	155	ms
<b>Protection</b>						
$V_{CS\_Fault}$	Current sense fault voltage level triggering the timer		0.9	1.0	1.1	V
$T_{Fault}$	Timer delay before latching a fault (overload or short circuit)	$CS\ Pin > V_{CS\_Fault}$	10	15	20	mS
$V_{BO}$	Brown out voltage		0.97	1.00	1.03	V
$I_{BO}$	Internal current source Generating the Brown out hysteresis		8.6	10	11.2	uA

**Performance Characteristics** ( $T_A = 25^\circ\text{C}$ ,  $V_{DD} = 15\text{V}$ ,  $R_I = 43\text{K}\Omega$ , unless otherwise noted)



## Functional Description

The NCP1252 hosts a high-performance current-mode controller specifically developed to drive power supplies designed for the ATX and the adapter market.

## Current Mode Operation

Implementing peak current mode control topology, the circuit offers UC384X-like features to build rugged power supplies.

## Adjustable Switching Frequency

A resistor to ground precisely sets the switching frequency between 50 kHz and a maximum of 500 kHz. The relationship between RI and switching frequency follows the below equation within the RI allowed range.

$$F_{osc} = \frac{4300}{RI(K\Omega)} (KHz)$$

For example, a 43kΩ resistor RI could generate 100kHz switching frequency.

## Frequency Jitter for EMI Improvement

Frequency jittering of NCP1252 softens the EMI signature by spreading out peak energy within a band ±5% from the center frequency, and therefore eases the system design.

## Low Startup Current

NCP1252 reaches a low no-load standby power represents a difficult exercise when the controller requires an external, lossy resistor connected to the bulk capacitor. The start-up current is guaranteed to be less than 100uA maximum, helping the designer to reach a low standby power level.


## Adjustable Soft Start

The soft start is activated upon a start-up sequence (VDD going up and crossing VDD\_ON) after a minimum internal time delay of 120 ms (T<sub>SS\_Delay</sub>). But also when the BO pin is reset without in that case timer delay. This internal time delay gives extra time to the PFC to be sure that the output PFC voltage is in regulation. The SS pin is grounded until the internal delay is ended.

## Burst Mode Feature

When the power supply loads are decreasing to a low level, the duty cycle also decreases to the minimum value the controller can offer. If the output loads disappear, the converter runs at the minimum duty cycle fixed by the propagation delay and driving blocks. It often delivers too much energy to the secondary side and it trips the voltage supervisor. To avoid this problem, the FB is allowed to impose the min t<sub>ON</sub> down to ~ Vf and it further decreases

down to  $V_{Ref\_Burst\_L}$ , zero duty cycle is imposed. This mode helps to ensure no load outputs conditions as requested by recently updated ATX specifications. Please note that the converter first goes to min  $t_{ON}$  before going to zero duty cycle: normal operation is thus not disturbed. The following figure illustrates the different mode of operation versus the FB pin level.



## Short Circuit or Over Load Protection

A short circuit or an overload situation is detected when the CS pin level reaching its maximum level at 1V. In that case the fault status is stored in the latch and allows the digital timer count. If the digital timer ends then the fault is latched and the controller permanently stops the pulses on the driver pin.

If the fault is gone before ending the digital timer, the timer is reset only after 3 switching controller periods without fault detection (or when the CS pin  $< 1V$  during at least 3 switching periods).

If the fault is latched the controller can be reset if a BO reset is sensed or if VDD is cycled down to  $V_{DD\_OFF}$ .

## Brown Out Protection


BO pin permanently monitors a fraction of the input voltage. When this image is below the  $V_{BO}$  threshold, the circuit stays off and does not switch. As soon the voltage image comes back within safe limits, the pulses are restarted via a startup sequence including soft start. The hysteresis is implemented via a current source connected to the BO pin; this current source sinks a current ( $I_{BO}$ ) from the pin to the ground. As the current source status depends on the brown out comparator, it can easily be used for hysteresis purposes. A transistor pulling down the BO pin to ground will shut off the controller. Upon release, a new soft start sequence takes place.

## Startup Sequence

The startup sequence is activated when VDD pin reaches  $V_{DD\_ON}$  level. Once the startup sequence has been activated the internal delay timer ( $T_{SS\_Delay}$ ) runs. Only when the internal delay elapses the soft start can be allowed if the BO pin level is above  $V_{BO}$  level. If the BO pin threshold is reached or

as soon as this level will be reached the soft start is allowed. When the soft start is allowed the SS pin is released from the ground and the current source connected to this pin sources its current to the external capacitor connected on SS pin. The voltage variation of the SS pin divided by 4 gives the same peak current variation on the CS pin.

The following figures illustrate the different startup cases.



When the VDD pin reaches the  $V_{DD\_ON}$  level, the internal timer starts. As the BO pin level is above the  $V_{BO}$  threshold at the end of the internal delay, a soft start sequence is started. At the end of the internal delay, the BO pin level is below the  $V_{BO}$  threshold thus the soft start sequence can not start. A new soft start sequence will start only when the BO pin reaches the  $V_{BO}$  threshold.

When the BO pin is grounded, the controller is shut down and the SS pin is internally grounded in order to discharge the soft start capacitor connected to this pin. If the BO pin is released, when its level reaches the  $V_{BO}$  level a new soft start sequence happens.

## Ramp Compensation


Ramp compensation is a known mean to cure subharmonic oscillations. These oscillations take place at half of the switching frequency and occur only during Continuous Conduction Mode (CCM) with a duty-cycle close to and above 50%. To lower the current loop gain, one usually injects between 50 and 100% of the inductor downslope. A simple resistor connected from the CS pin to the sense resistor allows the designer to inject ramp compensation inside his design.

## Gate drive clamping

A lot of power MOSFETs do not allow their driving voltage to exceed 25V. The controller includes a low loss clamping voltage which prevents the gate from going beyond 18 V typical.


## Physical Dimensions

### DIP-8



Dimensions In Millimeters(DIP-8)											
Symbol:	A	B	D	D1	E	L	L1	a	b	c	d
Min:	6.10	9.00	8.10	7.42	3.10	0.50	3.00	1.50	0.85	0.40	2.54 BSC
Max:	6.68	9.50	10.9	7.82	3.55	0.70	3.60	1.55	0.90	0.50	

### SOP-8




⚠ Package top mark may be in lower left corner or unmark

Dimensions In Millimeters(SOP-8)									
Symbol:	A	A1	B	C	C1	D	Q	a	b
Min:	1.35	0.05	4.90	5.80	3.80	0.40	0°	0.35	1.27 BSC
Max:	1.55	0.20	5.10	6.20	4.00	0.80	8°	0.45	


## Physical Dimensions

MSOP-8



Dimensions In Millimeters(MSOP-8)									
Symbol:	A	A1	B	C	C1	D	Q	a	b
Min:	0.80	0.05	2.90	4.75	2.90	0.35	0°	0.25	0.65 BSC
Max:	0.90	0.20	3.10	5.05	3.10	0.75	8°	0.35	

DFN-8 3\*3\_0.65 Pin spacing



Dimensions In Millimeters(DFN-8 3*3)										
Symbol:	A	A1	B	B1	E	F	G	H	a	b
Min:	0.85	0.00	2.90	2.90	0.20	0.30	2.1	1.3	0.20	0.65 BSC
Max:	0.95	0.05	3.10	3.10	0.25	0.50	2.5	1.7	0.34	

## Revision History

REVISION NUMBER	DATE	REVISION	PAGE
V1.0	2013-3	New	1-14
V1.1	2017-10	Update encapsulation type、 Updated DIP-8 dimension	1、 4、 11
V1.2	2024-11	Update Operating Ambient Temperature、 Update Lead Temperature	4、 5
V1.3	2025-12	Update important statements、 Update SOP-8 Dimension drawing	11、 14
V1.4	2026-4	Add DFN-8 package model	1

**IMPORTANT STATEMENT:**

Huaguan Semiconductor reserves the right to change products and services offered without prior notice. Customers should obtain the latest relevant information before placing orders and verify that such information is current and complete. Huaguan Semiconductor assumes no responsibility or liability for altered documents.

Customers are responsible for complying with safety standards and implementing safety measures when using Huaguan Semiconductor products in system design and end-product manufacturing. You assume full responsibility for: selecting the appropriate Huaguan Semiconductor products for your application; designing, validating, and testing your application; and ensuring that your application complies with applicable standards and all other safety, security, or other requirements. This is to prevent potential risks that may lead to personal injury or property damage.

Huaguan Semiconductor products are not approved for use in life support, military, aerospace, or other high-risk applications. Huaguan products are neither intended nor warranted for use in such systems or equipment. Any failure or malfunction may lead to personal injury or severe property damage. Such applications are deemed "Unsafe Use." Unsafe Use includes, but is not limited to: surgical and medical equipment, nuclear energy control equipment, aircraft or spacecraft instruments, control or operation of vehicle power, braking, or safety systems, traffic signal instruments, all types of safety devices, and any other applications intended to support or sustain life. Huaguan Semiconductor shall not be liable for consequences resulting from Unsafe Use in these fields. Users must independently evaluate and assume all risks. Any issues, liabilities, or losses arising from the use of products beyond their approved applications shall be solely borne by the user. Users may not claim any compensation from Huaguan Semiconductor based on these terms. If any third party claims against Huaguan Semiconductor due to such Unsafe Use, the user shall compensate Huaguan Semiconductor for all resulting damages and liabilities.

Huaguan Semiconductor provides technical and reliability data (including datasheets), design resources (including reference designs), application or other design advice, web tools, safety information, and other resources for its semiconductor products. However, no guarantee is made that these resources are free from defects, and no express or implied warranties are provided. The use of testing and other quality control techniques is limited to Huaguan Semiconductor's quality assurance scope. Not all parameters of each device are tested.

Huaguan Semiconductor's documentation authorizes you to use these resources only for developing applications related to the products described herein. You are not granted rights to any other intellectual property of Huaguan Semiconductor or any third party. Any other reproduction or display of these resources is strictly prohibited. You shall fully indemnify Huaguan Semiconductor and its agents against any claims, damages, costs, losses, and liabilities arising from your use of these resources. Huaguan Semiconductor shall not be held responsible.