

DESCRIPTION

The JRC4558 consists of two high performance operational amplifiers. The IC features high gain, low equivalent input noise voltage, high input resistance, excellent channel separation, wide range of operating voltage and internal frequency compensation. It can work with $\pm 16V$ maximum power supply voltage or single power supply up to 32V. The JRC4558 is available in DIP-8 and SOP-8 packages.


FEATURES

- No frequency compensation required.
- No latch-up
- Large common mode and differential voltage range
- Parameter tracking over temperature range
- Gain and phase match between amplifiers
- Internally frequency compensated
- Low noise input transistors


APPLICATIONS

- Audio AC-3 Decoder System
- Audio Amplifier

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Value	Unit
Supply Voltage	V _{CC}	±16	V
Differential input voltage	V _{I(DIFF)}	±16	V
Power Dissipation	PD	400	mW
Input Voltage	V _I	±15	V
Operating Temperature	TOPR	0-+70	°C
Storage Temperature	TOPR	-65-+150	°C

ELECTRICAL CHARACTERISTICS (T_a=25°C, V_{CC}=15V, V_{EE}= -15V)

Characteristic	Symbol	Test Condition	Min	Typ	Max	Unit
Supply Current	I _{CC}			3.5	5.6	mA
Input offset voltage	V _{IO}	R _S <10kW		2	6	mV
Input offset current	I _{IO}			5	200	nA
Input bias current	I _{BIAS}			30	500	nA
Large signal voltage gain	G _v	V _{O(p-p)} =10V, R _L <2kW	20	200		V/mV
Common Mode Input Voltage Range	V _{I(R)}		±12	±13		V
Common Mode Rejection Ratio	CMRR	R _S <10kW	70	90		dB
Supply Voltage Rejection Ratio	PSRR	R _S <10kW	76	90		dB
Output Voltage swing	V _{O(p-p)}	R _S <10kW		±12	±14	V
Power Dissipation	P _D			70	170	mW
Slew Rate	SR	V _i =10V, R _L >2kW, C _L <100pF	1.2			V/ms
Rise Time	TRIS	V _i =20mV, R _L >2kW, C _L <100pF		0.3		ms
Overshoot	OS	V _i =20mV, R _L >2kW, C _L <100pF		15		%
Output Current	I _{SINK}	V ₋ =1V, V ₊ = 0V, V _O =2V		35		
	I _{SOURCE}	V ₊ =1V, V ₋ = 0V, V _O =2V		15		

TYPICAL PERFORMANCE CHARACTERISTICS

Fig.1 Positive output voltage swing vs Load resistance




Fig.2 Positive output voltage swing vs Load resistance




Fig.3 Power bandwidth (large signal swing vs frequency)




Fig. 4 Burst Noise vs Rs










Fig. 5 RMS Noise vs Rs






PACKAGE OUTLINE DIMENSIONS

DIP-8



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	3.710	4.310	0.146	0.170
A1	0.510		0.020	
A2	3.200	3.600	0.126	0.142
B	0.380	0.570	0.015	0.022
B1	1.524 (BSC)		0.060 (BSC)	
C	0.204	0.360	0.008	0.014
D	9.000	9.400	0.354	0.370
E	6.200	6.600	0.244	0.260
E1	7.320	7.920	0.288	0.312
e	2.540 (BSC)		0.100 (BSC)	
L	3.000	3.600	0.118	0.142
E2	8.400	9.000	0.331	0.354

SOP-8



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
b	0.330	0.510	0.013	0.020
c	0.170	0.250	0.006	0.010
D	4.700	5.100	0.185	0.200
E	3.800	4.000	0.150	0.157
E1	5.800	6.200	0.228	0.244
e	1.270 (BSC)		0.050 (BSC)	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°