

***ZETTA SD NAND Product Datasheet
ZDSD32Gb/64Gb/128Gb***

Table Of Contents

1. Product Description.....	3
2. Product List.....	3
3. Features	3
4. Block Diagram.....	4
5. Pin Assignments(SD Mode& SPI Mode).....	4
6. Bus Protocol.....	4
6.1 SD Bus Mode protocol.....	5
Command.....	5
Response	5
Data.....	5
6.2 Card Initialization and Identification Process	8
6.2.1 SD initial flow.....	8
6.2.2 SPI initial flow.....	9
6.3 Wide Bus Selection/Deselection.....	10
6.4 DC Characteristics.....	10
7. Internal Information	11
7.1 Registers.....	12
7.1.1 OCR Register.....	13
7.1.2 CID Register.....	14
7.1.3 CSD Register	15
7.1.4 RCA Register	15
8. Power Scheme.....	16
8.1 Power Up	16
9. Package Dimensions	16
10. Reference Design	17

1. Product Description

Zetta SD NAND is an embedded storage solution designed in a LGA8x2 package form. The operation of SD NAND is similar to an SD card which is an industry standard.



SD NAND consists of NAND flash and a high-performance controller. 3.3V supply voltage is required for the NAND area (VCC). SD NAND is fully compliant with SD3.0 interface, which is utilized by most of general CPU. The advantages of the SD NAND include high quality, low power consumption and cost performance.

2. Product Listm

Capacity	Part number	Package	Size	Temp. Range
32Gb	ZDSD32GLVEAG	LGA8x2 (Land Grid Array)	9x12.5mm	-25°C to +85°C
64Gb	ZDSD64GLVEAG	LGA8x2 (Land Grid Array)	9x12.5mm	-25°C to +85°C
128Gb	ZDSD128GLVEAG	LGA8x2 (Land Grid Array)	9x12.5mm	-25°C to +85°C
32Gb	ZDSD32GLVIAG	LGA8x2 (Land Grid Array)	9x12.5mm	-40°C to +85°C
64Gb	ZDSD64GLVIAG	LGA8x2 (Land Grid Array)	9x12.5mm	-40°C to +85°C

3. Features

- ✓ Support up to 208Mhz clock frequency
- ✓ Support 1/4 bit mode
- ✓ Built-in HW ECC Engine and highly reliable NAND management mechanism
- ✓ High Speed model, Speed class 4/class 6/class 8/class10 supported.
- ✓ Advanced thermal management features to maximize performance and data protection at extended temperatures Static, dynamic, and global wear leveling
- ✓ Bad block management, intelligent garbage collection and support for interleaving, cache, and multi-plane programming
- ✓ Read disturb management and dynamic data refresh
- ✓ Best-in-class power fail management
- ✓ Operation Conditions Temperature Range: Extended Ta = -25°C to +85°C
- ✓ Storage Conditions Temperature Range: Tstg = -55°C to +150°C



SD 4-bit mode		SD 1-bit mode		SPI mode	
CD/DAT[3]	Data line 3	N/C	Not Used	CS	Card Select
CMD	Command line	CMD	Command line	DI	Data input
GND	Ground	GND	Ground	GND	Ground
VDD	Supply voltage	VDD	Supply voltage	VDD	Supply voltage
CLK	Clock	CLK	Clock	SCLK	Clock
DAT[0]	Data line 0	DATA	Data line	DO	Data output
DAT[1]	Data line 1	N/C	Not Used	NC	Not Used
DAT[2]	Data line 2	N/C	Not Used	NC	Not Used

6. Bus Protocol

6.1 SD Bus Mode protocol

The SD bus allows the dynamic configuration of the number of data line from 1 to 4 Bi-directional data signal. After power up by default, the SD card will use only DAT0. After initialization, host can change the bus width.

Multiplied SD cards connections are available to the host. Common VDD, VSS and CLK signal connections are available in the multiple connections. However, Command, Respond and Data lined (DAT0-DAT3) shall be divided for each device from host.

This feature allows easy trade off between hardware cost and system performance. Communication over the SD bus is based on command and data bit stream initiated by a start bit and terminated by stop bit.

Command: a command is a token that starts an operation. A command is sent from the host either to a single card (addressed command) or to all connected cards (broadcast command). A command is transferred serially on the CMD line.

Response: a response is a token that is sent from an addressed card, or (synchronously) from all connected cards, to the host as an answer to a previously received command. A response is transferred serially on the CMD line.

Data: data can be transferred from the card to the host or vice versa. Data is transferred via the data lines.

Card addressing is implemented using a session address, assigned to the card during the initialization phase. The basic transaction on the SD bus is the command/response transaction (refer to Figure 1). This type of bus transaction transfers their information directly within the command or response structure. In addition, some operations have a data token.




Figure 1: “no response” and “no data” Operations

Command tokens have the following coding scheme(refer to Figure 2).,Each command token is preceded by a start bit (0) and succeeded by an end bit (1). The total length is 48 bits. Each token is protected by CRC bits so that transmission errors can be detected and the operation may be repeated.




Figure 2: Command Token Format

Response tokens depending on their content. The token length is either 48 or 136 bits. (refer to Figure 3)




Figure 3: Response Token Format

Data transfers to/from the SD Memory Card are done in blocks. Data blocks are always succeeded by CRC bits. Single and multiple block operations are defined. Note that the Multiple Block operation mode (refer to Figure 4).




Figure 4: (Multiple) Block Read Operation

The block write operation uses a simple busy signaling of the write operation duration on the data line (see Figure 5) .




Figure 5: (Multiple) Block Write Operation

SD3.0 initial flow for UHS-I(IO 1.8v) switch





Figure 7: Card Initialization and Identification Flow (SD3.0 mode)

6.2.2 SPI MODE:

The SD Card will enter SPI mode if the CS signal is asserted (negative) during the reception of the reset command (CMD0). If the card recognizes that the SD mode is required it will not respond to the command and remain in the SD mode. If SPI mode is required, the card will switch to SPI and respond with the SPI mode R1 response. The only way to return to the SD mode is by entering the power cycle. In SPI mode, the SD Card protocol state machine in SD mode is not observed. All the SD Card commands supported in SPI mode are always available.




Figure 8: SPI Mode Initialization Flow

6.3 Wide Bus Selection/Deselection

Wide Bus (4 bit bus width) operation mode may be selected/deselected using ACMD6. The default bus width after power up or GO_IDLE (CMD0) is 1 bit bus width.

In order to change the bus width two conditions shall be met:

- The card is in 'tran state ' (no data is transferred).
- The card is not locked

A locked card will responds to ACMD6 as illegal command.

6.4 DC Characteristics

DC Characteristics

Item	Symbol	MIN.	TYP	MAX.	Unit	Note
Supply Voltage	VDD	2.7		3.6	V	
Input Voltage	High Level	V_{IH}	$VDD \times 0.625$	$VDD + 0.3$	V	
	Low Level	V_{IL}	$VSS - 0.3$	$VDD \times 0.25$	V	
Output Voltage	High Level	V_{OH}	$VDD \times 0.75$	—	V	$IOH = -2mA, VDD = V_{DD min}$
	Low Level	V_{OL}	—	$VDD \times 0.125$	V	$IOL = 2mA, VDD = V_{DD min}$
Standby Current	ICC1	—	TBD	TBD	mA	$VDD = 3.3V, \text{Clock STOP}, Ta = 25^\circ C$
Operation Current (*)	Write	—	TBD	TBD	mA	3.3V / 50MHz
	Read	—	TBD	TBD		
Input Voltage Setup Time	Vrs	—		250	ms	From 0V to VDD min

Peak Voltage and Leak Current

Item	Symbol	Min.	Max.	Unit	Note
Peak voltage on all lines		-0.3	$VDD + 0.3$	V	
Input Leakage Current for all pins		-10	10	uA	
Output Leakage Current for all outputs		-10	10	uA	

Signal Capacitance

Item	Symbol	Min.	Max.	Unit	Note
Pull up Resistance	RCMD RDATA	10	100	k Ω	
Total bus capacitance for each signal line	CL	—	40	pF	1 card $CHOST + CBUS \leq 30pF$
Card capacitance for signal pin	CCARD	—	10	pF	
Pull up Resistance inside card (pin1)	RDATA3	10	90	k Ω	
Capacity Conncted to Power line	CC	—	5	uF	

7 Internal Information

7.1 Registers

The SD NAND has six registers and SD Status information: OCR, CID, CSD, RCA, DSR, SCR and SD Status.

DSR IS NOT SUPPORTED in this card.

SD card Registers

Resister Name	Bit Width	Description
OCR	32	Operation Conditions (VDU Voltage Profile and Busy Status)
CID	128	Card Identification information
CSD	128	Card specific information
RCA	16	Relative Card Address
DSR	16	Not Implemented (Programmable Card Driver): Driver Stage Register
SCR	64	SD Memory Cards special features
SD Status	512	Status bits and Card features

7.1.1 OCR Register

This 32-bit register describes operating voltage range and status bit in the power supply.

OCR register definition

OCR bit	VDD voltage window	Initial
31	Card power up status bit(busy)	"0" = busy "1" =
30	Card Capacity Status	"0"= SDSC "1"= SDHC/SDXC
29-25	reserved	All 0
24	Switching to 1.8V Accepted(S18A)	0/1
23	3.6 - 3.5	1
22	3.5 - 3.4	1
21	3.4 - 3.3	1
20	3.3 - 3.2	1
19	3.2 - 3.1	1
18	3.1 - 3.0	1
17	3.0 - 2.9	1
16	2.9 - 2.8	1
15	2.8 - 2.7	1
14	Reserved	0
13	Reserved	0
12	Reserved	0
11	Reserved	0
10	Reserved	0
9	Reserved	0
8	Reserved	0
7	Reserved for Low Voltage Range	0
6	Reserved	0
5	Reserved	0
4	Reserved	0
3-0	reserved	All 0

1) The bit30 is valid only when the card power up status bit is set.

2) The bit31 is set to LOW if the card has not finished the power up routine.

7.1.2 CID Register

The Card IDentification (CID) register is 128 bits wide. It contains the card identification information used during the card identification phase. Every individual Read/Write (RW) card shall have a unique identification number. The structure of the CID register is defined in the following paragraphs:

Name	Field	Width	COID
Manufacturer ID	MID	8	[127:120]
OEM/Application ID	OID	16	[119:104]
Product name	PNM	40	[103:64]
Product revision	PRV	8	[63:56]
Product serial number	PSN	32	[55:24]
reserved		4	[23:20]
reserved	MDT	12	[19:8]
CRC7 checksum	CRC	7	[7:1]
not used, always 1		1	[0:0]

7.1.3 CSD Register

CSD is Card-Specific Data register provides information on 128bit width.

Name	Field	Width	Value	Cell Type	CSD
CSD structure	CSD_STRUCTURE	2	01b	R	[127:126]
reserved		6	00 0000b	R	[125:120]
data read access-time-1	(TAAC)	8	xxh	R	[119:112]
data read access-time-2 in CLK	(NSAC)		xxh	R	[111:104]
cycles (NSAC*100)					
max. data transfer rate	(TRAN_SPEED)		32h,5Ah,0Bh,2Bh	R	[103:96]
card command classes	CCc	12	01x11011010101b	R	[95:84]
max. read data block length	(READ_BLK_LEN)	4	xh	R	[83:80]
partial blocks for read allowed	(READ_BLK_PARTIAL)	1	1b	R	[79:79]
write block misalignment	(WRITE_BLK_MISALIGN)	1	xb	R	[78:78]
read block misalignment	(READ_BLK_MISALIGN)	1	xb	R	[77:77]
DSR implemented	DSR_IMP	1	xb		[76:76]
reserved		6	00000b	R	[75:70]
device size	C_SIZE	22	xxxxxxh	R	[69:48]
reserved	-	1	0	R	[47:47]
erase single block enable	(ERASE_BLK_EN)	1	xb	R	[46:46]
erase sector size	(SECTOR_SIZE)	7	xxxxxxxh	R	[45:39]
write protect group size	(WP_GRP_SIZE)	7	xxxxxxxh	R	[38:32]
write protect group enable	(WP_GRP_ENABLE)	1	xb	R	[31:31]
reserved (Do not use)		2	00b	R	[30:29]
write speed factor	(R2W_FACTOR)	3	xxxh	R	[28:26]
max. write data block length	(WRITE_BLK_LEN)	4	xxxh	R	[25:22]
partial blocks for write allowed	(WRITE_BLK_PARTIAL)	1	xb	R	[21:21]
reserved		5	00000b	R	[20:16]
File format group	(FILE_FORMAT_GRP)	1	xb	R/W(1)	[15:15]
copy flag	COPY	1	xb	R/W(1)	[14:14]
permanent write protection	PERM_WRITE_PROTECT	1	xb	R/W(1)	[13:13]
temporary write protection	TMP_WRITE_PROTECT	1	xb	R/W	[12:12]
File format	(FILE_FORMAT)	2	xxh	R/W(1)	[11:10]
reserved		2	00b	R/W	[9:8]
CRC	CRC	7	xxxxxxxh	R/W	[7:1]
not used, always '1'		1	1b	-	[0:0]

Cell Type:R: Read Only, R/W: Writable and Readable, R/W(1): One-time Writable / Readable

Note: Erase of one data block is not allowed in this card. This information is indicated by "ERASE_BLK_EN".

Host System should refer this value before one data block size erase.

7.1.4 RCA Register


The writable 16-bit relative card address register carries the card address that is published by the card during the card identification. This address is used for the addressed host-card communication after the card identification procedure. The default value of the RCA register is 0x0000. The value 0x0000 is reserved to set all cards into the Stand-by State with CMD7.

8 Power Scheme

8.1 Power Up


Power up time is defined as voltage rising time from 0 volt to VDD min and depends on application parameters such as the maximum number of SD Cards, the bus length and the characteristic of the power supply unit.

Supply ramp up time provides the time that the power is built up to the operating level (the bus master supply voltage) and the time to wait until the SD card can accept the first command. The host shall supply power to the card so that the voltage is reached to Vdd_min within 250ms and start to supply at least 74 SD clocks to the SD card with keeping CMD line to high. In case of SPI mode, CS shall be held to high during 74 clock cycles.



9. Package Dimensions

LGA8x2 9x12.5mm (Land Grid Array)



COMMON DIMENSIONS (UNITS OF MEASURE=MILLIMETER)			
SYMBOL	MIN	NOM	MAX
A	0.80	0.85	0.90
C	0.17	0.19	0.22
D	12.45	12.50	12.55
E	8.95	9.00	9.05
D1	2.35	2.40	2.45
E1	3.25	3.30	3.35
L	0.95	1.00	1.05
b	0.65	0.70	0.75
b2	0.45	0.50	0.55
e		1.27 BSC	
J1	5.62	5.67	5.72
J2	3.3700	3.42	3.92
J3	1.75	1.80	1.85
J4	0.50	0.55	0.60
J5		2.85REF	

10. Ordering Information

The ordering part number is formed by a valid combination of the following

