

GENERAL DESCRIPTION

The LW8400 is a high speed, high ripple rejection, fast discharge and low dropout voltage linear regulator.

The LW8400 consists of a voltage reference, an error amplifier, a driver transistor, a current limiter, a thermal protection circuit, a power-good circuit and a phase compensation circuit.

The LW8400 output voltage supports an externally adjustable output range of 0.8V to 5.0V, Which satisfies most advanced ICs which may require supply voltage to be 0.9V -1.2V.

The LW8400 has a power good state pin(PG) which used to indicate the status of the output voltage.

The LW8400 is available in DFN2x2-6L package.


FEATURES

- Output Accuracy: $\pm 1.0\%$
- Low Quiescent Current: 28uA
- Low Dropout Voltage: 310mV@1000mA/3.3V
- High PSRR: 78dB@1KHz, 10mA
- Output Current: 1000mA
- Excellent Line and Load Transient Response
- Operating Voltage Range: from 1.8V to 7.0V
- Output Voltage Range: from 0.8V to 5.0V
- Over-Temperature Protection
- Current Limiting Protection
- Output Short-Circuit Protection
- Support Power-Good Indicator Function
- Available in DFN2x2-6L Package

APPLICATIONS

- Battery-Powered Devices
- Reference Voltage Sources
- USB products and HDMI Equipments
- Other Low Voltage Power Suppliers


TYPICAL APPLICATION CIRCUIT



PIN DESCRIPTION:

PIN No	I/O	DESCRIPTION
DFN2x2-6L		
1	VOUT	Regulated output voltage pin. A capacitor is required from OUT to ground for stability.
2	FB	This pin is used as an input to the control loop error amplifier and is used to set the output voltage of the LDO.
3	GND	Ground pin.
4	EN	Enable pin. Drive EN greater than V_{ENH} to turn on the regulator. Drive EN less than V_{ENL} to put the low-dropout regulator (LDO) into shutdown mode.
5	PG	Open-drain based power-good pin. Connect this pin to a positive voltage with a pullup resistor. After the device start-up sequence is completed, the voltage level on this pin helps assess if VOUT is abnormal or within the expected range. This feature helps identify possible fault conditions on the tracker output.
6	VIN	Input power-supply voltage pin. For best transient response and to minimize input impedance, place the input capacitor as close to the input pin of the device as possible to compensate for line influences.
Thermal pad	--	Connect to the GND plane for improved thermal performance.

PIN ASSIGNMENT




MARK INFORMATION:

DFN2x2-6L

XX: VOLTAGE

YY: DATE CODE



ABSOLUTE MAXIMUM RATINGS ⁽¹⁾:(T_A =25℃, unless otherwise specified.)

SYMBOL	ITEM		RATING	UNIT
V _{IN}	Supply Voltage		-0.3~8.0	V
V _{EN}	EN Pin Voltage		-0.3~8.0	V
V _{FB}	FB Pin Voltage		-0.3~8.0	V
V _{PG}	PG pin Voltage		-0.3~8.0	V
V _{OUT}	VOUT pin Voltage		-0.3~ (V _{IN} +0.3)	
V _(ESD)	ESD Susceptibility, HBM ⁽²⁾		± 4000	V
P _D	Maximum Power Dissipation	DFN2x2-6L	1.56	W
R _{θJA}	Package Thermal Resistance Θ _{JA}	DFN2x2-6L	80	℃/W
T _J	Junction Temperature Range		-40~150	℃
T _{STG}	Storage Temperature Range		-40~150	℃
T _{SOLDER}	Lead Temperature (Soldering)		260℃, 10s	

Note:

1. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability

2: per ANSI/ESDA/JEDEC JS-001

RECOMMENDED OPERATING RANGE:

SYMBOL	ITEM	VALUE	UNIT
V _{IN}	VIN Supply Voltage	1.8~7.0	V
V _{EN}	EN Pin Voltage	0~7.0	V
V _{FB}	FB Pin Voltage	0~7.0	V
V _{PG}	PG Pin Voltage	0~7.0	V
V _{OUT}	VOUT Pin Voltage	0.8~5.0	V
I _{OUT}	Output Current	0~1.0	A
T _J	Junction Temperature Range	-40~125	℃

ELECTRICAL CHARACTERISTICS:


($V_{IN}=V_{OUT}+1V$, $V_{OUT}=3.3V$, $C_{IN}=C_{OUT}=1\mu F$, $T_A=25^\circ C$, unless otherwise specified.)

Symbol	Parameter	Conditions	MIN	TYP	MAX	Units
V_{IN}	Input Voltage		1.8		7.0	V
V_{FB}	Feedback voltage			0.8		V
V_{OUT}	Output Accuracy ⁽¹⁾	$I_{OUT}=1mA$	-1.0		+1.0	%
I_{LIM}	Current Limit ⁽²⁾	$V_{IN}=4.3V$, $V_{OUT}=3.3V$	1.1	1.45		A
I_Q	Quiescent Current	$V_{IN}=V_{EN}=V_{OUT}+1V$, No Load		28	45	μA
I_{SHD}	Shutdown Current	$V_{IN}=7.0V$, $V_{EN}=0V$			0.1	μA
V_{DROP}	Dropout Voltage ⁽³⁾	$I_{OUT}=300mA$		84		mV
		$I_{OUT}=500mA$		143		
		$I_{OUT}=1000mA$		310		
S_{LINE}	Line Regulation	$V_{IN}=V_{OUT}+1V$ to $7.0V$, $I_{OUT}=1mA$		0.05	0.1	%/V
S_{LOAD}	Load Regulation	$1mA \leq I_{OUT} \leq 1000mA$		0.001	0.01	%/mA
I_{SHORT}	Short Current	$V_{OUT}=0V$		100		mA
V_{ENH}	EN High Voltage	$V_{IN}=1.8V$ to $7.0V$, $I_{OUT}=1mA$	1.5			V
V_{ENL}	EN Low Voltage				0.5	V
T_{STR}	Startup Time	From V_{EN} 'L' $\rightarrow$ 'H' to $95\% \cdot V_{OUT}$, $C_{OUT}=1\mu F$, No Load		50		μs
PSRR	Power Supply Rejection Ratio	$C_{IN}=None$, $V_{OUT}=3.3V$, $I_{OUT}=10mA$	$f=217Hz$	79		dB
			$f=1KHz$	78		
			$f=10KHz$	72		
PG_{HTh}	PG high threshold	V_{OUT} increasing	87	91	95	$\%V_{OUT}$
PG_{LTh}	PG low threshold	V_{OUT} decreasing	82	86	90	$\%V_{OUT}$
$V_{OL(PG)}$	PG pin low-level output voltage	$V_{OUT} < PG_{LTh}$, $I_{SINK}=1mA$		120	400	mV
$I_{LkG(PG)}$	PG pin leakage current	$V_{OUT} > PG_{HTh}$, $V_{PG}=7.0V$		50	500	nA
t_{PGDH}	PG delay time rising	Time from 92% V_{OUT} to 20% of PG		200		μs
t_{PGDL}	PG delay time falling	Time from 90% V_{OUT} to 80% of PG		5		μs
T_{SD}	Thermal Shut Down	Temperature rising		160		$^\circ C$
T_{HSY}	TSD Hysteresis	Temperature falling		20		$^\circ C$
$R_{DISCHRG}$	R_{ON} of Discharge MOSFET	$V_{EN}=0V$		80		Ω

NOTES:

- When the device is connected to external feedback resistors at the FB pin, external resistor tolerances are not included.
- Guaranteed by design
- The dropout voltage is defined as $V_{IN} - V_{OUT}$, when $V_{OUT} = 95\% \cdot V_{OUT(NOM)}$

SIMPLIFIED BLOCK DIAGRAM:



TYPICAL OPERATING CHARACTERISTICS:

(Tested under $T_A = 25^\circ\text{C}$, unless otherwise specified)




Figure 1. V_{OUT} vs Temperature




Figure 2. V_{OUT} vs Temperature




Figure 3. V_{OUT} vs Temperature




Figure 4. V_{EN} vs V_{IN}




Figure 5. V_{EN} vs V_{IN}




Figure 6. V_{EN} vs V_{IN}




Figure 7. I_Q VS V_{IN}




Figure 8. I_Q VS V_{IN}




Figure 9. I_Q VS V_{IN}




Figure 10. Dropout Voltage VS I_{OUT}




Figure 11. Dropout Voltage VS I_{OUT}




Figure 12. Dropout Voltage VS I_{OUT}




Figure 13. V_{OUT} VS V_{IN}




Figure 14. V_{OUT} VS V_{IN}






Figure 15. V_{OUT} VS V_{IN}




Channel 1 = I_{OUT} , channel 2 = V_{OUT} , $V_{IN}=1.8V$, $V_{OUT}=0.8V$

Figure 16. Load Transient (1 mA to 1000 mA)




Channel 1 = I_{OUT} , channel 2 = V_{OUT} , $V_{IN}=1.8V$, $V_{OUT}=0.8V$

Figure 17. Load Transient (1000 mA to 1 mA)




Channel 1 = I_{OUT} , channel 2 = V_{OUT} , $V_{IN}=4.3V$, $V_{OUT}=3.3V$

Figure 18. Load Transient (1 mA to 1000 mA)




Channel 1 = I_{OUT} , channel 2 = V_{OUT} , $V_{IN}=4.3V$, $V_{OUT}=3.3V$

Figure 19. Load Transient (1000 mA to 1 mA)




Channel 1 = I_{OUT} , channel 2 = V_{OUT} , $V_{IN}=6.0V$, $V_{OUT}=5.0V$

Figure 20. Load Transient (1 mA to 1000 mA)




Channel 1 = I_{OUT} , channel 2 = V_{OUT} , $V_{IN}=6.0V$, $V_{OUT}=5.0V$

Figure 21. Load Transient (1000 mA to 1 mA)




Channel 1 = En, channel 2 = V_{OUT} , $V_{OUT}=1.8V$, No Load

Figure 22. Power-Up with Enable





Channel 1 = En, channel 2 = V_{OUT} , $V_{OUT}=3.3V$, No Load

Figure 23. Power-Up with Enable



Channel 1 = En, channel 2 = V_{OUT} , $V_{OUT}=5.0V$, No Load

Figure 24. Power-Up with Enable




APPLICATION INFORMATION:

NOTE:

Information in the following applications sections is not part of the Lewa component specification, and LW-Micro does not warrant its accuracy or completeness. LW-Micro's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

● Adjustable Device Feedback Resistors



The LW8400 requires external feedback divider resistors to set the output voltage. V_{OUT} is set using the feedback divider resistors, R_1 and R_2 , according to the following equation:

$$V_{OUT} = V_{FB} \times (1 + R_1 / R_2) \quad (1)$$

● Input and Output Capacitor Selection

Like any low-dropout regulator, the external capacitors used with The LW8400 must be carefully selected for regulator stability and performance. Using a capacitor whose value is $\geq 1\mu\text{F}$ on The LW8400 input and the amount of capacitance can be increased without limit. An at least 10uF input capacitor is needed if input ripple voltage $V_{pp} > 1\text{V}$. The input capacitor must be located a distance less than 0.5 inch from the input pin of the IC and returned to a clean analog ground. Any good quality ceramic or tantalum can be used for this capacitor. The capacitor with larger value and lower ESR (equivalent series resistance) provides better PSRR and line-transient response.


The output capacitor must meet both requirements for minimum amount of capacitance and ESR in all LDOs application. The LW8400 is designed specifically to work with low ESR ceramic output capacitor in space-saving and performance consideration. Using a ceramic capacitor whose value is at least $1\mu\text{F}$ on The LW8400 output ensures stability. An appropriate output capacitor can reduce noise and improve load transient response and PSRR. The output capacitor should be located not more than 0.5 inch from the VOUT pin of The LW8400 and returned to a clean analog ground.

● Dropout Voltage

The LW8400 uses a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (VDO), the PMOS pass device is in the linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. VDO scales approximately with output current because the PMOS device behaves like a resistor in dropout mode. As with any linear regulator, PSRR and transient response degrade as $(V_{IN} - V_{OUT})$ approaches dropout operation.

● Exiting Dropout

Some applications have transients that place the LDO into dropout, such as slower ramps on V_{IN} during start-up. As with other LDOs, the output may overshoot on recovery from these conditions. A ramping input supply causes an LDO to overshoot on start-up, as shown in the following picture, when the slew rate and voltage levels are in the correct range. Use an enable signal to avoid this condition.



● Power Dissipation (P_D)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. Equation 2 calculates power dissipation (P_D).

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (2)$$

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to Equation 3, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_J = T_A + (R_{\theta JA} \times P_D) \quad (3)$$

Thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the Thermal Information table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

● Power-Good Function

The power-good circuit monitors the voltage at the feedback pin to indicate the status of the output voltage. When the output voltage falls below the PG threshold voltage (PG_{LTH}), the PG pin open-drain output engages and pulls the PG pin close to GND. When the output voltage exceeds PG_{HTH} , the PG pin becomes high impedance. The open-drain output requires a pullup resistor. By connecting a pullup resistor to an external supply, any downstream device can receive power-good as a logic signal that can be used for sequencing.

Additionally, the open-drain output can be tied to other open-drain outputs to implement AND logic. Make sure that the external pullup supply voltage results in a valid logic signal for the receiving device. Using a pullup resistor from 10 k Ω to 100 k Ω is recommended.

When using a feed-forward capacitor (C_{FF}), the time constant for the LDO startup is increased whereas the power-good output time constant stays the same, possibly resulting in an invalid status of the power-good output. To avoid this issue, and to receive a valid PG output, make sure that the time constant of both the LDO startup and the power-good output match, which can be done by adding a capacitor in parallel with the power-good pullup resistor. For more information, see the Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator application note.

The state of PG is only valid when the device operates above the minimum input voltage of the device and power-good is asserted, regardless of the output voltage state when the input voltage falls below the V_{ENL} . When the input voltage falls below V_{ENL} , there is not enough gate drive voltage to keep the open-drain, power-good device turned on and the power-good output pulled high. Connecting the power-good pullup resistor to the output voltage can help minimize this effect.


● Feed-Forward Capacitor (C_{FF})

For the adjustable-voltage device, a feed-forward capacitor (C_{FF}) can be connected from the OUT pin to the FB pin. C_{FF} improves transient, noise, and PSRR performance, but is not required for regulator stability. The higher capacitance C_{FF} can be used; however, the startup time increases.

● Layout Guidelines

- Place input and output capacitors as close to the device as possible.
- Use copper planes for device connections in order to optimize thermal performance.
- Place thermal vias around the device to distribute heat.
- Place a tented thermal via directly beneath the thermal pad of the package. An untented via can wick solder or solder paste away from the thermal pad joint during the soldering process, leading to a compromised solder joint on the thermal pad.

● Layout Examples



ORDER INFORMATION:


LW8400①②③④

Designator	Item	Symbol	Description
①②③④	Packages	N22G	DFN2x2-6L(Type-N)


Part #	Output Voltage	Package	Shipping
LW8400N22G	Adj.	DFN2x2-6L	3000 Pcs/ Tape & Reel

PACKAGE OUTLINE:


DFN2x2-6L Package



俯视图



侧视图



背视图

SYMBOL	MILLMETER		
	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0.00	—	0.05
b	0.25	0.30	0.35
c	0.203 TYP		
D	1.95	2.00	2.05
D1	0.90	1.00	1.10
E	1.95	2.00	2.05
E1	1.55	1.60	1.65
E2	0.20 REF		
e	0.65 BSC		
K	0.25 REF		
L	0.20	0.25	0.30

Revision History:

Revision	Date	Descriptions
Rev 0.1	Sep.2023	Initial Version
Rev 1.0	Nov.2024	Formal Version
Rev 1.1	Feb.2025	Update Applycation information

DISCLAIMER:

- The product is not intended for use in applications that require extraordinary levels of quality and reliability, such as military, aviation/aerospace and life-support systems or other applications whose failure can be reasonably expected to result in serious physical or material damage.
- Lewa-Micro assumes no responsibility for equipment failures that result from using products at parameters that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any Lewa-Micro products described or contained herein.
- Specifications of any and all Lewa-Micro products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- Lewa-Micro strives to supply high-quality and high-reliability products. However, any and all semiconductor products have a certain probability of failure. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures including but not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- To comply with the compliance requirements of relevant export control laws and regulations, if any Lewa-Micro product (including technical data and services) stated herein is subject to relevant export control laws and regulations, it is recommended that the customer apply for and obtain an export license from the competent authority in advance in accordance with the requirements of relevant laws, and do not conduct export activities without obtaining the license. If the customer fails to comply with the aforementioned compliance requirements, all legal liabilities arising therefrom shall be borne solely by the customer.
- To protect Lewa-Micro's intellectual property rights and the security of commercial information, without the prior written permission of Lewa-Micro, no part of this document shall be reproduced or disseminated in any form or by any means (including photocopying, recording, and other electronic or mechanical means, as well as various information storage and retrieval systems). For unauthorized reproduction or dissemination, Lewa-Micro reserves the right to pursue legal liability.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. Lewa-Micro believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc.

Mailing Address: Unit 02&04&05, 10th Floor, Building 5, No.666 Shengxia Road, No.122 Yindong Road,
China (Shanghai) Pilot Free Trade Zone
Shanghai Lewa Micro-electronics Technology Co., Ltd