



# MP1608

## 5.5V, 6A, Synchronous Step-Down Converter with Low 4.5 $\mu$ A $I_Q$ in SOT583 Package

### DESCRIPTION

The MP1608 is a monolithic, step-down switch-mode converter with built-in internal power MOSFETs. It achieves 6A of continuous output current ( $I_{OUT}$ ) from a 2.4V to 5.5V input voltage ( $V_{IN}$ ) range, with excellent load and line regulation. The output voltage ( $V_{OUT}$ ) can be regulated to as low as 0.4V.

The constant-on-time (COT) control scheme provides fast transient response and facilitates loop stabilization. Fault protections include cycle-by-cycle current limiting and thermal shutdown.

The MP1608 is well-suited for a wide range of applications including high-performance digital signal processors (DSPs), wireless power, portable and mobile devices, and other low-power systems.

The MP1608 requires a minimal number of readily available, standard external components. It is available in an ultra-small SOT583 package.

### FEATURES

- Wide 2.4V to 5.5V Operating Input Voltage ( $V_{IN}$ ) Range
- Up to 6A Output Current ( $I_{OUT}$ )
- 15m $\Omega$  and 9m $\Omega$  Internal Power MOSFET Switches
- Low Quiescent Current ( $I_Q$ ): 4.5 $\mu$ A Typically
- 1.25MHz Fixed Switching Frequency ( $f_{SW}$ )
- Enable (EN) Function
- High Feedback Accuracy:
  - $\pm 0.75\%$  at Junction Temperature ( $T_J$ ) = 25 $^{\circ}$ C
  - $\pm 1\%$  at  $T_J$  = -40 $^{\circ}$ C to +125 $^{\circ}$ C
- Output Discharge Function
- Power Good (PG) Indication
- Adjustable Output Voltage ( $V_{OUT}$ ) from 0.4V
- Internal Soft Start (SS)
- Pre-Biased Startup
- Short-Circuit Protection (SCP) with Hiccup Mode
- Thermal Shutdown
- Available in an SOT583 Package





Optimized Performance with  
MPS Inductor MPL-AL4020 Series

### APPLICATIONS

- IP Cameras
- Notebooks and PCs
- SSD/Optical Modules
- Multi-Function Printers
- Battery-Powered Devices

All MPS parts are lead-free, halogen-free, and adhere to the RoHS directive. For MPS green status, please visit the MPS website under Quality Assurance. "MPS", the MPS logo, and "Simple, Easy Solutions" are trademarks of Monolithic Power Systems, Inc. or its subsidiaries.

## TYPICAL APPLICATION



## ORDERING INFORMATION

| Part Number* | Package | Top Marking | MSL Rating |
|--------------|---------|-------------|------------|
| MP1608GTL    | SOT583  | See Below   | 1          |

\* For Tape & Reel, add suffix -Z (e.g. MP1608GTL-Z).

## TOP MARKING

**BVCY**


**LLL**

BVC: Product code of MP1608GTL

Y: Year code

LLL: Lot number

## PACKAGE REFERENCE



## PIN FUNCTIONS

| Pin # | Name | Description                                                                                                                                                                                                                                                          |
|-------|------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 1     | VIN  | <b>Supply voltage.</b> The MP1608 operates from a 2.4V to 5.5V input. A decoupling capacitor is required to prevent large voltage spikes from appearing at the input.                                                                                                |
| 2, 3  | SW   | <b>Output switching node.</b> SW is the drain of the internal, high-side P-channel MOSFET. Connect the inductor to SW to complete the converter.                                                                                                                     |
| 4     | GND  | <b>Power ground.</b>                                                                                                                                                                                                                                                 |
| 5     | AGND | <b>Signal ground.</b>                                                                                                                                                                                                                                                |
| 6     | FB   | <b>Feedback pin.</b> An external resistor divider connected from the output to AGND, tapped to the FB pin, sets the output voltage.                                                                                                                                  |
| 7     | PG   | <b>Power good indicator.</b> The output of this pin is an open drain. A pull-up resistor connected to a DC voltage is required to indicate a logic high signal if the output voltage (V <sub>OUT</sub> ) is within regulation.                                       |
| 8     | EN   | <b>On/off control.</b> EN is an input signal that turns the regulator on or off. Drive EN high to turn on the regulator; drive EN low to turn off the regulator. Connect EN to VIN through a pull-up resistor or a resistive voltage divider for automatic start-up. |

## ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>

Supply voltage (V<sub>IN</sub>) .....6.5V  
V<sub>SW</sub> .....  
...-0.3V (-5V for <10ns) to +6.5V (+8V for <10ns)  
All other pins ..... -0.3V to +6.5V  
Junction temperature (T<sub>J</sub>) ..... 150°C  
Lead temperature ..... 260°C  
Continuous power dissipation (T<sub>A</sub> = 25°C) <sup>(2)</sup> <sup>(4)</sup>  
.....2.3W  
Storage temperature ..... -65°C to +150°C

## ESD Ratings

Human body model (HBM) .....±2000V  
Charged-device model (CDM) .....±750V

## Recommended Operating Conditions <sup>(3)</sup>

Supply voltage (V<sub>IN</sub>) ..... 2.4V to 5.5V  
Output voltage (V<sub>OUT</sub>) ..... 0.4V to V<sub>IN</sub> × D<sub>MAX</sub>  
Operating junction temp (T<sub>J</sub>) .... -40°C to +125°C

## Thermal Resistance

θ<sub>JA</sub> θ<sub>JC</sub>

SOT583

EVL1608-TL-00A <sup>(4)</sup> .....58....13..°C/W

JESD51-7 <sup>(5)</sup> .....120....55..°C/W

### Notes:

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature, T<sub>J</sub> (MAX), the junction-to-ambient thermal resistance, θ<sub>JA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub> (MAX) = (T<sub>J</sub> (MAX) - T<sub>A</sub>) / θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation can cause excessive die temperature, and the regulator may go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on a EVL1608-TL-00A, 2-layer, 63.5mmx63.5mm PCB.
- 5) Measured on a JESD51-7, 4-layer PCB. The value of θ<sub>JA</sub> given in this table is only valid for comparison with other packages and cannot be used for design purposes. These values were calculated in accordance with JESD51-7, and simulated on a specified JEDEC board. They do not represent the performance obtained in an actual application.

## ELECTRICAL CHARACTERISTICS

V<sub>IN</sub> = 5V, T<sub>J</sub> = -40°C to +125°C <sup>(6)</sup>, typical value is tested at T<sub>J</sub> = 25°C. The over-temperature limit is derived by characterization, unless otherwise noted.

| Parameter                                     | Symbol                  | Condition                                                             | Min  | Typ  | Max  | Units |
|-----------------------------------------------|-------------------------|-----------------------------------------------------------------------|------|------|------|-------|
| Input voltage (V <sub>IN</sub> ) range        |                         |                                                                       | 2.4  |      | 5.5  | V     |
| Under-voltage lockout (UVLO) rising threshold | V <sub>INUVLO-R</sub>   |                                                                       |      | 2.25 | 2.35 | V     |
| UVLO threshold hysteresis                     | V <sub>INUVLO-HYS</sub> |                                                                       |      | 200  |      | mV    |
| Supply current (shutdown)                     | I <sub>SD</sub>         | V <sub>EN</sub> = 0V, T <sub>J</sub> = 25°C                           |      | 0.2  | 0.5  | μA    |
| Supply current (quiescent)                    | I <sub>Q</sub>          | V <sub>EN</sub> = 2V, V <sub>FB</sub> = 0.405V, T <sub>J</sub> = 25°C |      | 4.5  | 5.5  | μA    |
| Feedback voltage                              | V <sub>FB</sub>         | T <sub>J</sub> = 25°C                                                 | 397  | 400  | 403  | mV    |
|                                               |                         | T <sub>J</sub> = -40°C to +125°C <sup>(7)</sup>                       | 396  | 400  | 404  |       |
| Feedback current                              | I <sub>FB</sub>         | V <sub>FB</sub> = 0.405V                                              |      | 10   | 50   | nA    |
| P-channel MOSFET (P-FET) switch on resistance | R <sub>DS(ON)_P</sub>   | V <sub>IN</sub> = 5V                                                  |      | 15   |      | mΩ    |
| N-channel MOSFET (N-FET) switch on resistance | R <sub>DS(ON)_N</sub>   | V <sub>IN</sub> = 5V                                                  |      | 9    |      | mΩ    |
| P-FET switch leakage                          | SW <sub>LKG_P</sub>     | V <sub>EN</sub> = 0V, V <sub>SW</sub> = 0V, T <sub>J</sub> = 25°C     |      | 0    | 1    | μA    |
| N-FET switch leakage                          | SW <sub>LKG_N</sub>     | V <sub>EN</sub> = 0V, V <sub>SW</sub> = 5V, T <sub>J</sub> = 25°C     |      | 2    | 3    | μA    |
| Switching frequency                           | f <sub>SW</sub>         | V <sub>IN</sub> = 5V, V <sub>OUT</sub> = 1.2V, operating under CCM    | 1100 | 1250 | 1400 | kHz   |
| Minimum on time <sup>(7)</sup>                | t <sub>MIN-ON</sub>     |                                                                       |      | 40   |      | ns    |
| P-FET peak current limit                      | I <sub>LIM_PEAK</sub>   | T <sub>J</sub> = 25°C                                                 | 7    | 9    | 11   | A     |
| N-FET valley current limit                    | I <sub>LIM_VALLEY</sub> | T <sub>J</sub> = 25°C                                                 | 6    | 8    | 10   | A     |
| Zero-current detection (ZCD)                  | I <sub>ZCD</sub>        |                                                                       |      | 100  |      | mA    |
| Soft-start time                               | t <sub>SS</sub>         | Time from 5% to 95% of the nominal output voltage (V <sub>OUT</sub> ) |      | 1    |      | ms    |
| Power good (PG) lower trip rising threshold   | PG <sub>LOWER-R</sub>   | PG from low to high                                                   |      | 95   |      | %     |
| PG lower trip falling threshold               | PG <sub>LOWER-F</sub>   | PG from high to low                                                   |      | 90   |      | %     |
| PG upper trip rising threshold                | PG <sub>UPPER-R</sub>   | PG from high to low                                                   |      | 110  |      | %     |
| PG upper trip falling threshold               | PG <sub>UPPER-F</sub>   | PG from low to high                                                   |      | 105  |      | %     |
| PG rising delay                               | t <sub>PG_R_DLY</sub>   | PG rising edge                                                        |      | 50   |      | μs    |
| PG falling delay                              | t <sub>PG_F_DLY</sub>   | PG falling edge                                                       |      | 35   |      | μs    |
| PG sink current capability                    | V <sub>PG-L</sub>       | Sink 1mA                                                              |      |      | 0.4  | V     |
| Enable (EN) turn-on delay                     | t <sub>EN_ON_DLY</sub>  | EN on to SW active                                                    |      | 500  |      | μs    |
| EN turn-off delay                             | t <sub>EN_OFF_DLY</sub> | EN off to stop switching                                              |      | 10   |      | μs    |

## ELECTRICAL CHARACTERISTICS *(continued)*

V<sub>IN</sub> = 5V, T<sub>J</sub> = -40°C to +125°C <sup>(6)</sup>, typical value is tested at T<sub>J</sub> = 25°C. The over-temperature limit is derived by characterization, unless otherwise noted.

| Parameter                         | Symbol               | Condition                                     | Min | Typ  | Max | Units |
|-----------------------------------|----------------------|-----------------------------------------------|-----|------|-----|-------|
| EN input logic low voltage        | V <sub>EN_LOW</sub>  |                                               |     |      | 0.4 | V     |
| EN input logic high voltage       | V <sub>EN_HIGH</sub> |                                               | 1.2 |      |     | V     |
| EN pull-down resistor             | R <sub>EN</sub>      |                                               |     | 1.65 |     | MΩ    |
| Output discharge resistor         | R <sub>DIS</sub>     | V <sub>EN</sub> = 0V, V <sub>OUT</sub> = 1.2V |     | 54   |     | Ω     |
| EN input current                  | I <sub>EN</sub>      | V <sub>EN</sub> = 2V                          |     | 0.1  |     | μA    |
|                                   |                      | V <sub>EN</sub> = 0V                          |     | 0    |     | μA    |
| Thermal shutdown <sup>(7)</sup>   | T <sub>SD</sub>      |                                               |     | 150  |     | °C    |
| Thermal hysteresis <sup>(7)</sup> | T <sub>SD_HYS</sub>  |                                               |     | 20   |     | °C    |







### Notes:

6) Not tested in production. Derived by over-temperature correlation.

7) Derived by sample characterization. Not tested in production.







# TYPICAL PERFORMANCE CHARACTERISTICS

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, L = 0.47μH, T<sub>A</sub> = 25°C, unless otherwise noted.



# TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, L = 0.47μH, T<sub>A</sub> = 25°C, unless otherwise noted.






# TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, L = 0.47μH, T<sub>A</sub> = 25°C, unless otherwise noted.


## Output Voltage Ripple

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, I<sub>OUT</sub> = 0A




## Output Voltage Ripple

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, I<sub>OUT</sub> = 6A




## Start-Up through VIN

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, I<sub>OUT</sub> = 0A




## Start-Up through VIN

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, I<sub>OUT</sub> = 6A




## Shutdown through VIN

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, I<sub>OUT</sub> = 0A



## Shutdown through VIN

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, I<sub>OUT</sub> = 6A




# TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, L = 0.47μH, T<sub>A</sub> = 25°C, unless otherwise noted.


## Start-Up through EN

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, I<sub>OUT</sub> = 0A




## Start-Up through EN

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, I<sub>OUT</sub> = 6A




## Shutdown through EN

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, I<sub>OUT</sub> = 0A




## Shutdown through EN

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, I<sub>OUT</sub> = 6A




## SCP Entry

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, I<sub>OUT</sub> = 0A



## SCP Entry

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, I<sub>OUT</sub> = 6A




# TYPICAL PERFORMANCE CHARACTERISTICS *(continued)*

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, L = 0.47μH, T<sub>A</sub> = 25°C, unless otherwise noted.


## SCP Recovery

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, I<sub>OUT</sub> = 0A




## SCP Recovery

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, I<sub>OUT</sub> = 6A




## Load Transient Response

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, I<sub>OUT</sub> = 0A to 3A,  
2.5A/μs with e-load




## Load Transient Response

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, I<sub>OUT</sub> = 0A to 6A,  
2.5A/μs with e-load



## Load Transient Response

V<sub>IN</sub> = 5V, V<sub>OUT</sub> = 1.2V, I<sub>OUT</sub> = 3A to 6A,  
2.5A/μs with e-load



# FUNCTIONAL BLOCK DIAGRAM




Figure 1: Functional Block Diagram

## OPERATION

The MP1608 uses constant-on-time (COT) control with input voltage (V<sub>IN</sub>) feed-forward to stabilize the switching frequency (f<sub>SW</sub>) across the full V<sub>IN</sub> range. It achieves 6A of continuous output current (I<sub>OUT</sub>) from a 2.4V to 5.5V V<sub>IN</sub> with excellent load and line regulation. The output voltage (V<sub>OUT</sub>) can be regulated to as low as 0.4V.

### Constant-On-Time (COT) Control

Compared to fixed-frequency pulse-width modulation (PWM) control, COT control offers a simpler control loop and a faster transient response. By using V<sub>IN</sub> feed-forward, the MP1608 maintains a nearly constant f<sub>SW</sub> across the V<sub>IN</sub> and V<sub>OUT</sub> ranges. The switching pulse on time (t<sub>ON</sub>) can be calculated with Equation (1):

$$t_{ON} = \frac{V_{OUT}}{V_{IN}} \times 0.83\mu s \quad (1)$$

To prevent inductor current (I<sub>L</sub>) runaway during load transients, the MP1608 has a fixed minimum off time and valley current protection.

### Sleep Mode Operation

The MP1608 features sleep mode to achieve high efficiency at extremely light loads. In sleep mode, most of the circuit blocks' input currents drop; specifically, the error amplifier and PWM comparator.

When the load gets lighter, the MP1608 slows down the frequency. If the off time is longer than 3.5μs, the MP1608 enters sleep mode.

The MP1608 exits sleep mode if there is a high-side pulse.

### Advanced Asynchronous Modulation (AAM) Mode during Light-Load Operation

Advanced asynchronous modulation (AAM) mode is a power-saving mode that the MP1608 implements to guarantee high light-load efficiency for applications with a large duty cycle.

Figure 2 shows the AAM mode control theory. The AAM mode current is the internal AAM current threshold. The switching on time is determined by on-timer generator or the AAM mode comparator. The longer time between these two values is used for the on time.




Figure 2: AAM Mode Control Logic

Figure 3 shows when the AAM mode comparator pulse is longer than the on-time generator. I<sub>L</sub> must ramp up until it reaches the AAM mode threshold, then the low-side switch can turn off so that I<sub>L</sub> can ramp down.




Figure 3: AAM Comparator

Figure 4 shows when the AAM comparator pulse is shorter than on-timer generator. I<sub>L</sub> is determined by the normal on time if the peak current already exceeds the AAM threshold. The AAM threshold does not determine the on time under this condition.




Figure 4: On-Timer Controls t<sub>ON</sub>

The MP1608 has a zero-current detection (ZCD) circuit to judge whether I<sub>L</sub> starts to reverse. When I<sub>L</sub> reaches the ZCD threshold, the low side switch turns off.

AAM mode works with the ZCD circuit to ensure that the MP1608 always work in discontinuous conduction mode (DCM) under light loads, even if V<sub>OUT</sub> is almost equal to V<sub>IN</sub>.

### Enable (EN)

When  $V_{IN}$  exceeds the under-voltage lockout (UVLO) threshold, the MP1608 can be enabled by pulling the EN pin above 1.2V. Leave the EN pin floating or pull it down to ground to disable the MP1608. There is an internal 1.65MΩ resistor connected from EN pin to ground.

When the device is disabled, the part goes into output discharge mode automatically, and its internal discharge MOSFET provides a resistive discharge path for the output capacitor.

### Internal Soft Start (SS)

The MP1608 has an internal soft start (SS) that ramps up  $V_{OUT}$  at a controlled slew rate to prevent overshoot during start-up. The soft-start time ( $t_{SS}$ ) is 1ms typically.

### Current Limit

The MP1608 has a high-side switch current limit. When the high-side switch reaches its current limit, the MP1608 remains in hiccup mode until the current drops. This prevents  $I_L$  from continuing to rise and damaging the components.

### Short-Circuit Protection (SCP) and Recovery

The MP1608 enters short-circuit protection (SCP) mode when it reaches the current limit, and it tries to recover with hiccup mode. The MP1608 disables the output power stage, discharges the soft-start capacitor, and then automatically tries to soft start again. If the short-circuit condition remains after soft start ends, the MP1608 repeats this cycle until the short-circuit condition disappears and the output voltage rises back to its regulation level.

### Power Good (PG) Indicator

The MP1608 has an open-drain output and requires an external pull-up resistor (100kΩ to 500kΩ) for power good (PG) indication. When the feedback voltage ( $V_{FB}$ ) exceeds 90% of the regulation voltage, the PG pin's voltage ( $V_{PG}$ ) is pulled up to  $V_{OUT}$  or  $V_{IN}$  by the external resistor. If  $V_{FB}$  exceeds this window, the internal MOSFET pulls PG to ground.

When  $V_{IN}$  and EN are not available, PG is clamped low, even though PG is tied to an external DC source through a pull-up resistor. Figure 5 shows the relationship between the PG voltage and the pull-up current.




Figure 5: PG Clamped Voltage

## APPLICATION INFORMATION


### COMPONENT SELECTION

#### Setting the Output Voltage

The external resistor divider sets the output voltage (see Figure 6). Select the feedback resistor (R1, typically between 100kΩ and 200kΩ) that reduces the V<sub>OUT</sub> leakage current. There is no strict requirement on the feedback resistor. Select R1 to exceed 10kΩ. R2 can then be estimated with Equation (2):

$$R2 = \frac{R1}{\frac{V_{OUT}}{0.4} - 1} \quad (2)$$

Figure 6 shows the feedback circuit.



**Figure 6: Feedback Network**

Table 1 shows the recommended parameters for common V<sub>OUT</sub> values.

**Table 1: Parameter Selection for Common Output Voltages**

| V <sub>OUT</sub> (V) | R1 (kΩ) | R2 (kΩ) | L (μH) |
|----------------------|---------|---------|--------|
| 1                    | 100     | 64.9    | 0.47   |
| 1.2                  | 100     | 49.9    | 0.47   |
| 1.8                  | 105     | 30      | 0.47   |
| 2.5                  | 105     | 20      | 0.47   |
| 3.3                  | 110     | 15      | 0.47   |

#### Selecting the Inductor



**Optimized Performance with  
MPS Inductor MPL-AL4020 Series**

Most applications work best with a 0.47μH to 1.5μH inductor. Select an inductor with a DC resistance less than 25mΩ to optimize efficiency.

A high-frequency, switch-mode power supply with a magnetic device has strong electromagnetic interference within the system. Do not use un-shielded power inductors, as they provide poor magnetic shielding. Shielded inductors, such as metal alloy or multi-player chip powers, are the best candidates for

applications because they effectively decrease interference.

MPS inductors are optimized and tested for use with our complete line of integrated circuits.

Table 2 lists our power inductor recommendations. Select a part number based on your design requirements.

**Table 2: Suggested Inductor List**

| Manufacturer PN | Inductance (μH) | Manufacturer |
|-----------------|-----------------|--------------|
| MPL-AL4020-R47  | 0.47            | MPS          |
| MPL-AL4020-R68  | 0.68            | MPS          |
| MPL-AL4020-1R0  | 1.0             | MPS          |

Visit [MonolithicPower.com](http://MonolithicPower.com) under Products > Inductors for more information.

For most designs, calculate the inductance with Equation (3):

$$L_1 = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \Delta I_L \times f_{OSC}} \quad (3)$$

Where ΔI<sub>L</sub> is the inductor ripple current.

Choose an inductor current to be approximately 30% of the maximum load current. The maximum inductor peak current is estimated with Equation (4):

$$I_{L(MAX)} = I_{LOAD} + \frac{\Delta I_L}{2} \quad (4)$$

#### Selecting the Input Capacitor

The step-down converter has a discontinuous input current, and requires a capacitor to supply the AC current to the converter while maintaining the DC input voltage. Use low-ESR capacitors for the best performance. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. For most applications, a 10μF capacitor is sufficient. Higher output voltages may require a 22μF capacitor to increase system stability.

The input capacitor requires an adequate ripple current rating, because it absorbs the input switching current.

Calculate the RMS current in the input capacitor with Equation (5):

$$I_{C1} = I_{LOAD} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)} \quad (5)$$

The worst-case scenario occurs at  $V_{IN} = 2 \times V_{OUT}$ , estimated with Equation (6):

$$I_{C1} = \frac{I_{LOAD}}{2} \quad (6)$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor can be electrolytic, tantalum, or ceramic. When using electrolytic or tantalum capacitors, add a small, high-quality, 0.1μF ceramic capacitor as close to the IC as possible. When using ceramic capacitors, ensure that they have enough capacitance to provide sufficient charge to prevent excessive voltage ripple at the input. The input voltage ripple caused by the capacitance can be calculated with Equation (7):

$$\Delta V_{IN} = \frac{I_{LOAD}}{f_{SW} \times C1} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (7)$$

### Selecting the Output Capacitor

The output capacitor (C2, also known as C<sub>OUT</sub>) stabilizes the DC output voltage. Ceramic capacitors are recommended. Low-ESR capacitors are recommended to limit the output voltage ripple. Estimate the output voltage ripple with Equation (8):

$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L_1} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times f_{SW} \times C2}\right) \quad (8)$$

Where  $L_1$  is the inductance and  $R_{ESR}$  is the output capacitor's equivalent series resistance (ESR).

When using ceramic capacitors, the capacitance dominates the impedance at the switching frequency, and causes most of the output voltage ripple. For simplification, the output voltage ripple can be calculated with Equation (9):

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times f_{SW}^2 \times L_1 \times C2} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (9)$$

For tantalum or electrolytic capacitors, the ESR dominates the impedance at the switching

frequency. For simplification, the output ripple can be estimated with Equation (10):


$$\Delta V_{OUT} = \frac{V_{OUT}}{f_{SW} \times L_1} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR} \quad (10)$$

The characteristics of the output capacitor also affect the stability of the regulation system.

### PCB Layout Guidelines




Proper layout of the switching power supply is critical for efficient device functioning. Poor layout design can result in poor line or load regulation and stability issues. For the best results, refer to Figure 7 and follow the guidelines below:

1. Place the high-current paths (GND, IN, and SW) very close to the device with short, direct, and wide traces.
2. Place the input capacitor as close as possible to the VIN and GND pins.
3. Place the external feedback resistors next to the FB pin.
4. Route the switching node (SW) short and away from the feedback network.
5. Route the V<sub>OUT</sub> sense line away from the power inductor.
6. Place the V<sub>OUT</sub> sensing point close to C<sub>OUT</sub>.
7. Add some GND vias around the GND pin.



**Figure 7: Recommended PCB Layout**



**TYPICAL APPLICATION CIRCUITS (8)**

**Figure 8: Typical Application Circuit ( $V_{IN} = 2.4V$  to  $5.5V$ ,  $V_{OUT} = 1.2V/6A$ )**

**Figure 9: Typical Application Circuit ( $V_{IN} = 2.4V$  to  $5.5V$ ,  $V_{OUT} = 1V/6A$ )**

**Figure 10: Typical Application Circuit ( $V_{IN} = 2.4V$  to  $5.5V$ ,  $V_{OUT} = 1.8V/6A$ )**

# TYPICAL APPLICATION CIRCUITS (continued) <sup>(8)</sup>




Figure 11: Typical Application Circuit ( $V_{IN} = 5V$ ,  $V_{OUT} = 2.5V/6A$ )





Figure 12: Typical Application Circuit ( $V_{IN} = 5V$ ,  $V_{OUT} = 3.3V/6A$ )

## Note:


8) If  $V_{IN} < 3.3V$ , additional input capacitance may be required.

# PACKAGE INFORMATION


## SOT583




**TOP VIEW**




**BOTTOM VIEW**



**FRONT VIEW**



**SIDE VIEW**




**RECOMMENDED LAND PATTERN**

### NOTE:

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 3) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.10 MILLIMETERS MAX.
- 4) DRAWING IS NOT TO SCALE.

## CARRIER INFORMATION



| Part Number | Package Description | Quantity/ Reel | Quantity/ Tube | Quantity/ Tray | Reel Diameter | Carrier Tape Width | Carrier Tape Pitch |
|-------------|---------------------|----------------|----------------|----------------|---------------|--------------------|--------------------|
| MP1608GTL-Z | SOT583              | 5000           | N/A            | N/A            | 7in           | 8mm                | 4mm                |



## REVISION HISTORY

| Revision # | Revision Date | Description     | Pages Updated |
|------------|---------------|-----------------|---------------|
| 1.0        | 7/2/2024      | Initial Release | -             |

**Notice:** The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third-party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.