

1.Features

- $V_{DS(V)}=40V$
- $I_D=195A$
- $R_{DS(ON)}<1.3m\Omega(V_{GS}=10V)$


2.Applications

- OR-ing and redundant power switches
- DC/DC and AC/DC converters
- DC/AC Inverters

3.Pinning information

Pin	Symbol	Description
1	G	GATE
2	D	SOURCE
3	S	DRAIN

TO-220



4.Absolute Maximum Ratings

Parameter		Symbol	Rating	Units
Continuous Drain Current, $V_{GS}=10V$ (Silicon Limited)	$T_C=25^{\circ}C$	I_D	409 ①	A
Continuous Drain Current, $V_{GS}=10V$ (Silicon Limited)	$T_C=100^{\circ}C$		281 ①	A
Continuous Drain Current, $V_{GS}=10V$ (Wire Bond Limited)	$T_C=25^{\circ}C$		195	A
Pulsed Drain Current ②		I_{DM}	1524	A
Maximum Power Dissipation	$T_C=25^{\circ}C$	P_D	375	W
Linear Derating Factor			2.5	W/ $^{\circ}C$
Gate-to-Source Voltage		V_{GS}	± 20	V
Storage Temperature Range		T_J, T_{STG}	-55 to 175	$^{\circ}C$
Soldering Temperature, for 10 seconds (1.6mm from case)			300	$^{\circ}C$
Mounting torque, 6-32 or M3 screw			10lbin (1.1Nm)	$^{\circ}C$



Single Pulse Avalanche Energy ③	$E_{AS(Thermally\ limited)}$	760	mJ
Single Pulse Avalanche Energy ⑨	$E_{AS(Thermally\ limited)}$	1452	mJ
Avalanche Current ②	I_{AR}	See Fig. 18, 20	A
Repetitive Avalanche Energy ②	E_{AR}		22a, 22b mJ

5. Thermal resistance rating

Parameter	Symbol	Typ	Max	Units
Junction-to-Case ⑧	$R_{\theta JC}$		0.4	°C/W
Case-to-Sink, Flat Greased Surface	$R_{\theta CS}$	0.5		°C/W
Junction-to-Ambient	$R_{\theta JA}$		62	°C/W



6. Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Drain-to-Source Breakdown Voltage	$V_{(BR)DSS}$	$I_D=250\mu\text{A}$, $V_{GS}=0\text{V}$	40			V
Breakdown Voltage Temp. Coefficient	$\Delta V_{(BR)DSS}/\Delta T_J$	$I_D=1\text{mA}$, Reference to 25°C ②		0.014		V/ $^\circ\text{C}$
Static Drain-to-Source On-Resistance	$R_{DS(ON)}$	$V_{GS}=10\text{V}$, $I_D=100\text{A}$ ⑤		1	1.3	m Ω
		$V_{GS}=6\text{V}$, $I_D=50\text{A}$ ⑤		1.2		m Ω
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS}=V_{GS}$, $I_D=250\mu\text{A}$	2.2		3.9	V
Drain-to-Source Leakage Current	I_{DSS}	$V_{DS}=40\text{V}$, $V_{GS}=0\text{V}$			1	μA
		$V_{DS}=40\text{V}$, $V_{GS}=0\text{V}$, $T_J=125^\circ\text{C}$			150	μA
Gate-to-Source Forward Leakage	I_{GSS}	$V_{GS}=20\text{V}$			100	nA
Gate-to-Source Reverse Leakage		$V_{GS}=-20\text{V}$			-100	nA
Internal Gate Resistance	R_g			2.1		Ω
Forward Transconductance	g_{FS}	$V_{DS}=10\text{V}$, $I_D=100\text{A}$	150			S
Total Gate Charge	Q_g	$I_D=100\text{A}$, $V_{DS}=20\text{V}$ $V_{GS}=10\text{V}$ ⑤		300	460	nC
Gate-to-Source Charge	Q_{gs}			77		nC
Gate-to-Drain ("Miller") Charge	Q_{gd}			98		nC
Total Gate Charge Sync. (Q_g-Q_{gd})	Q_{sync}			202		nC
Turn-On Delay Time	$t_{D(on)}$	$V_{DD}=20\text{V}$, $I_D=30\text{A}$ $R_G=2.7\Omega$, $V_{GS}=10\text{V}$ ⑤		32		ns
Rise Time	t_r			105		ns
Turn-Off Delay Time	$t_{D(off)}$			160		ns
Fall Time	t_f			100		ns
Input Capacitance	C_{iss}	$V_{GS}=0\text{V}$, $V_{DS}=25\text{V}$ $f=1\text{MHz}$		14240		pF
Output Capacitance	C_{oss}			2130		pF
Reverse Transfer Capacitance	C_{rss}			1460		pF
Effective Output Capacitance (Energy Related) ⑦	$C_{oss\text{eff.}(ER)}$	$V_{GS}=0\text{V}$, $V_{DS}=0\text{V to }32\text{V}$ ⑦		2605		pF
Effective Output Capacitance (Time Related) ⑥	$C_{oss\text{eff.}(TR)}$	$V_{GS}=0\text{V}$, $V_{DS}=0\text{V to }32\text{V}$ ⑥		2920		pF




Diode Characteristics						
Continuous Source Current (Body Diode)	I_S	MOSFET symbol showing the integral reverse p-n junction diode.			394 ^①	A
Pulsed Source Current (Body Diode) ^②	I_{SM}				1576	A
Diode Forward Voltage	V_{SD}	$T_J=25^{\circ}\text{C}, I_S=100, V_{GS}=0\text{V}$ ^⑤		0.86	1.2	V
Peak Diode Recovery ^④	dv/dt	$T_J=175^{\circ}\text{C}, I_S=100, V_{GS}=40\text{V}$		2.7		V/ns
Reverse Recovery Time	t_{rr}	$T_J=25^{\circ}\text{C}, V_R=34\text{V}$		52		ns
		$T_J=125^{\circ}\text{C}, I_F=100\text{A}$		52		ns
Reverse Recovery Charge	Q_{rr}	$T_J=25^{\circ}\text{C}, di/dt=100\text{A}/\mu\text{s}$ ^⑤		97		nC
		$T_J=125^{\circ}\text{C}$		97		nC
Reverse Recovery Current	I_{RRM}	$T_J=25^{\circ}\text{C}$		2.3		A

Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 195A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by T_{Jmax} , starting $T_J=25^{\circ}\text{C}$, $L=0.15\text{mH}$, $R_G=25\Omega$, $I_{AS}=100\text{A}$, $V_{GS}=10\text{V}$. Part not recommended for use above the Eas value and test conditions.
- ④ $I_{SD} \leq 100\text{A}$, $di/dt \leq 990\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(BR)DSS}$, $T_J \leq 175^{\circ}\text{C}$.
- ⑤ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
- ⑥ C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑦ C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑧ R_{θ} is measured at T_J approximately 90°C .
- ⑨ Limited by T_{Jmax} , starting $T_J=25^{\circ}\text{C}$, $L=1\text{mH}$, $R_G=50\Omega$, $I_{AS}=54\text{A}$, $V_{GS}=10\text{V}$.



7.1 Typical Characteristics





7.2 Typical Characteristics




Figure 7: Typical Capacitance vs. Drain-to-Source Voltage




Figure 8: Typical Gate Charge vs. Gate-to-Source Voltage




Figure 9: Typical Source-Drain Diode Forward Voltage




Figure 10: Maximum Safe Operating Area




Figure 11: Drain-to-Source Breakdown Voltage




Figure 12: Typical C_{OSS} Stored Energy



7.3 Typical Characteristics




Figure 13: Maximum Effective Transient Thermal Impedance, Junction-to-Case




Figure 14: Typical Avalanche Current vs. Pulse width




Figure 15: Typical On-Resistance vs. Drain Current





Figure 16: Maximum Avalanche Energy vs. Temperature



7.4Typical Characterisitics





Notes on Repetitive Avalanche Curves , Figures 13, 14

1. Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} .

This is validated for every part type.

2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.

3. Equation below based on circuit and waveforms shown in Figures 16a, 16b.

4. $P_{D(ave)}$ = Average power dissipation per single avalanche pulse.

5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).

6. I_{av} = Allowable avalanche current.

7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 13, 14).

t_{av} = Average time in avalanche.

D = Duty cycle in avalanche = $t_{av} \cdot f$

$Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figure 15)


$P_{D(ave)} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$

$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$

$E_{AS(AR)} = P_{D(ave)} \cdot t_{av}$



8.1 TO-220 Package Outline Dimensions




DIMENSIONS (mm are the original dimensions)

Symbol	Dimensions(mm)	Symbol	Dimensions(mm)	Symbol	Dimensions(mm)
A	10.0±0.3	C1	1.3±0.2	L	13.2±0.4
A1	8.0±0.2	D	0.8±0.2	M	1.38±0.1
A2	0.94±0.1	D1	0.5±0.1	M1	1.28±0.1
A3	8.7±0.1	E	10.0±0.3	N	2.54(typ)
B	15.6±0.4	F	2.8±0.1	P	2.4±0.3
B1	13.2±0.2	H	3.6±0.1	Q	9.15±0.25
C	4.5±0.2	K	3.1±0.2		



8.2 TO-220 Package Outline Dimensions




DIMENSIONS (mm are the original dimensions)

Symbol	A	B	C	C2	C3	D	E	G	H	L2	L3
Min	4.30	0.60	0.28	1.17	2.30	8.80	9.80	2.44	28.55	1.10	2.59
Max	4.70	1.00	0.48	1.37	2.70	9.20	10.20	2.64	29.15	1.50	2.89



9.Ordering information



yy: Year Code
ww: Week Code

Order Code	Package	Base QTY	Delivery Mode
UMW IRFB7430PBF	TO-220	1000	Tube and box



10.Disclaimer

UMW reserves the right to make changes to all products, specifications. Customers should obtain the latest version of product documentation and verify the completeness and currency of the information before placing an order.

When applying our products, please do not exceed the maximum rated values, as this may affect the reliability of the entire system. Under certain conditions, any semiconductor product may experience faults or failures. Buyers are responsible for adhering to safety standards and implementing safety measures during system design, prototyping, and manufacturing when using our products to prevent potential failure risks that could lead to personal injury or property damage.

Unless explicitly stated in writing, UMW products are not intended for use in medical, life-saving, or life-sustaining applications, nor for any other applications where product failure could result in personal injury or death. If customers use or sell the product for such applications without explicit authorization, they assume all associated risks.

When reselling, applying, or exporting, please comply with export control laws and regulations of China, the United States, the United Kingdom, the European Union, and other relevant countries, regions, and international organizations.

This document and any actions by UMW do not grant any intellectual property rights, whether express or implied, by estoppel or otherwise. The product names and marks mentioned herein may be trademarks of their respective owners.