

250mA CMOS Voltage Regulators

Features

- Quiescent Current: 2.0μA
- Input Voltage Range: -0.3V to 50V
- Output Current: 250mA
- Low Dropout Voltage: 530mV(Typ.)@100mA
- Output Voltage: 2.0V,2.4V,2.8V,3.0V,3.3V,3.6V,4.0V,4.4V,5.0V
- Output Voltage Accuracy: ±1% (Typ.)
- ESD HBM > 2.5KV

Applications

- Battery Power Supply Equipment
- Communication Equipment
- Audio/Video Equipment
- Laptop, Palmtops, Notebook Computers


General Description

The HR75H Series consists of a current limiter circuit, a driver transistor, a precision reference voltage and an error correction circuit. The series is compatible with low ESR ceramic capacitors. The current limiter's foldback circuit operates as a short circuit protection as well as the output current limiter for the output pin.


Reference News

SOT-23 Marking:	SOT-23-3L Marking:	SOT-89 Marking:
HR75H20T3: 75H20	HR75H20T4: 75H20	HR75H20V: 75H20
HR75H24T3: 75H24	HR75H24T4: 75H24	HR75H24V: 75H24
HR75H28T3: 75H28	HR75H28T4: 75H28	HR75H28V: 75H28
HR75H30T3: 75H30	HR75H30T4: 75H30	HR75H30V: 75H30
HR75H33T3: 75H33	HR75H33T4: 75H33	HR75H33V: 75H33
HR75H36T3: 75H36	HR75H36T4: 75H36	HR75H36V: 7536-1+DC
HR75H40T3: 75H40	HR75H40T4: 75H40	HR75H40V: 75H40
HR75H44T3: 75H44	HR75H44T4: 75H44	HR75H44V: 7544-1+DC
HR75H50T3: 75H50	HR75H50T4: 75H50	HR75H50V: 75H50

Part Numbering




Block Diagram



Ordering Information

Package	Package Code	Unit Weig75H(g)	Reel(pcs)	Box(pcs)	Carton(pcs)	Delivery Mode	MSL
SOT-23	R1	0.008	3000	30000	180000	7"	3
SOT-23-3L	R1	0.0132	3000	30000	180000	7"	3
SOT-89	R1	0.045	1000	8000	48000	7"	3

Typical Application Circuit



Absolute Maximum Ratings (T_A = 25°C Unless otherwise specified.)

Parameter	Symbol	Value	Unit
Input Voltage	V _{IN}	50	V
Operating Current	I _O	250	mA
Power Dissipation	P _D	SOT89: 500	mW
		SOT-23(-3): 200	
Thermal Resistance Junction-Ambient	R _{θJA}	SOT89: 200	°C /W
		SOT-23(-3): 500	
Solder Temperature/Time	T _d	260/10	°C /S
Operating Ambient Temperature	T _A	-40 to +85	°C
Junction and Storage Temperature	T _J , T _{stg}	150, -50 to +125	°C

Note: Exceed these limits to damage to the device, exposure to Absolute Maximum Rating conditions may affect the reliability of the chip.

Electrical Characteristics(T_A = 25°C Unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input Voltage	V _{IN}	T _A = 25°C	--	--	50	V
Output Voltage	V _{OUT}	I _{OUT} = 10mA, V _{IN} = V _{OUT} + 2.0V	V _{OUT} × 0.99	V _{OUT}	V _{OUT} × 1.01	V
Output Current	I _O	V _{IN} = V _{OUT} + 2.0V	--	250	--	mA
Quiescent Current	I _Q	I _{OUT} = 0mA	--	2.0	3.0	µA
Line Regulation	ΔV _{OUT} / ΔV _{IN} ·V _{OUT}	I _{OUT} = 1mA V _{OUT} + 1.0V ≤ V _{IN} ≤ 36V	--	--	0.2	%/V
Load Regulation	ΔV _{OUT}	1mA ≤ I _{OUT} ≤ 100mA V _{IN} = V _{OUT} + 2.0V	--	--	40	mV
Output Voltage Temperature Coefficient	ΔV _{OUT} / ΔT _A ·V _{OUT}	I _{OUT} = 10mA, V _{IN} = V _{OUT} + 2.0V T _A = -40 to 85°C	--	100	--	ppm/°C
Dropout Voltage	V _D	I _{OUT} = 100mA, ΔV _{OUT} = 2%	--	530	--	mV

Note: The dropout voltage is defined as V_{IN} - V_{OUT}, when V_{OUT} is 98% of the normal value of V_{OUT}.

● Functional Description

Input Capacitor

A 10 μ F ceramic capacitor is recommended to connect between V_{IN} and GND pins to decouple input power supply glitch and noise. The amount of the capacitance may be increased without limit. This input capacitor must be located as close as possible to the device to assure input stability and less noise. For PCB layout, a wide copper trace is required for both V_{IN} and GND.

Output Capacitor

An output capacitor is required for the stability of the LDO. The recommended minimum output capacitance is 2.2 μ F, Tantalum capacitor is recommended, and temperature characteristics are X7R or X5R. Higher capacitance values help to improve load/line transient response. The output capacitance may be increased to keep low undershoot/overshoot.

Place output capacitor as close as possible to V_{OUT} and GND pins.

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula : $P_{D(MAX)} = (T_{J(MAX)} - T_A) / R_{\theta JA}$.

Where $T_{J(MAX)}$ is the maximum operation junction temperature 125°C , T_A is the ambient temperature and the $R_{\theta JA}$ is the junction to ambient thermal resistance. The power dissipation definition in device is: $P_D = (V_{IN} - V_{OUT}) * I_{OUT} + V_{IN} * I_Q$.

Layout Consideration

By placing input and output capacitors on the same side of the PCB as the LDO, and placing them as close as is practical to the package can achieve the best performance. The ground connections for input and output capacitors must be back to the HR75H Series ground pin using as wide and as short of a copper trace as is practical. Connections using long trace lengths, narrow trace widths, and connections through via must be avoided. These add parasitic inductances and resistance that results in worse performance especially during transient conditions.

● **Ratings And Characteristics Curves**(HR75H33, $T_A = 25^\circ\text{C}$ Unless otherwise specified.)




Fig.1 Ground Pin Current vs. Input Voltage




Fig.2 Output Voltage vs. Temperature




Fig.3 Output Voltage vs. Input Voltage






Fig.4 Output Voltage vs. Output Current

● Package Outline Dimensions (SOT-23)



● Suggested Pad Layout



● Package Outline Dimensions (SOT-23-3L)

Symbol	Dimensions			
	Millimeters		Inches	
	Min.	Max.	Min.	Max.
A	1.05	1.25	0.041	0.049
A1	-	0.10	-	0.004
A2	1.05	1.15	0.041	0.045
b	0.30	0.50	0.012	0.020
c	0.10	0.20	0.004	0.008
D	2.82	3.02	0.111	0.119
E	1.50	1.70	0.059	0.067
E1	2.65	2.95	0.104	0.116
e	0.90	1.00	0.035	0.039
e1	1.80	2.00	0.071	0.079
L	0.45	0.65	0.018	0.026
L1	0.30	0.60	0.012	0.024
θ	-	8°	-	8°

● Suggested Pad Layout

Symbol	Dimensions			
	Millimeters		Inches	
	Min.	Max.	Min.	Max.
J	0.80	-	0.031	-
K	-	0.95	-	0.037
M	2.00	-	0.078	-
N	-	2.0	-	0.079

● Package Outline Dimensions (SOT-89)

Symbol	Dimensions			
	Millimeters		Inches	
	Min.	Max.	Min.	Max.
A	4.40	4.60	0.173	0.181
B	1.35	1.83	0.053	0.072
C	3.75	4.25	0.148	0.167
D	2.29	2.60	0.090	0.102
E	2.95	3.05	0.116	0.120
a	0.35	0.48	0.014	0.019
b	0.40	0.56	0.016	0.022
L	0.80	1.20	0.031	0.047
G	0.35	0.44	0.014	0.017
H	1.40	1.60	0.055	0.063

● Suggested Pad Layout

Symbol	Dimensions			
	Millimeters		Inches	
	Min.	Max.	Min.	Max.
c	0.80	1.00	0.032	0.04
d	1.30	1.50	0.052	0.060
e	0.70	0.90	0.028	0.036
J	1.80	2.00	0.072	0.080
K	1.40	1.60	0.056	0.064
X	2.50	2.70	0.100	0.108
X1	1.30	1.50	0.052	0.060
Y	4.30	4.50	0.172	0.180
Y1	3.10	3.30	0.124	0.132
θ	-	45°	-	45°