


Description

This dual Schmitt-trigger inverter is designed for 1.65V to 5.5V V_{CC} operation.

The SN74LVC2G14 device contains two inverters and performs the Boolean function $Y = \bar{A}$. The device functions as two independent inverters, but because of Schmitt action, it may have different input threshold levels for positive-going (V_{T+}) and negative-going (V_{T-}) signals.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

The SN74LVC2G14 is available in Green SOT23-6 and SOT-363 packages. It operates over an ambient temperature range of -40°C to $+125^{\circ}\text{C}$.




Features

- Packages: SOT23-6, SOT-363(SC70-6)
- Supports 5-V V_{CC} Operation
- Inputs Accept Voltages to 5.5 V
- Typ t_{pd} of 3.1 ns at 3.3 V
- Low-Power Consumption, 1 μA Maximum I_{CC}
- $\pm 24\text{mA}$ Output Drive at 3V
- Typical V_{OLP} (Output Ground Bounce)
 $< 0.6\text{V}$ at $V_{CC} = 3.3\text{V}$, $T_A = 25^{\circ}\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot)
 $> 2.5\text{V}$ at $V_{CC} = 3.3\text{V}$, $T_A = 25^{\circ}\text{C}$
- I_{off} Supports Live Insertion, Partial-Power-Down Mode, and Back-Drive Protection
- Support Translation Down
 (5 V to 3.3 V; 3.3 V to 1.8 V)
- RoSH compatible

Applications

- Body Control Modules
- Engine Control Modules
- Arcade, Casino, and Gambling Machines
- Servers and High-Performance Computing
- EPOS, ECR, and Cash Drawer
- Routers
- Desktop PC

Block Diagram



Function Table

INPUT	OUTPUT
A	Y
H	L
L	H

$Y = \bar{A}$


H=High Voltage Level

L=Low Voltage Level

Ordering Information

Order number	Package	Marking	Operation Temperature Range	MSL Grade	Ship,Quantity	Green
SN74LVC2G14DBVR-JSM	SOT-23-6L	C145	-40 to 125°C	3	TR&3000	RoHS
SN74LVC2G14DCKR-JSM	SOT-363	CF5	-40 to 125°C	3	TR&3000	RoHS

Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
1A	1	I	Gate 1 logic signal
1Y	6	O	Gate 1 inverted signal
2A	3	I	Gate 2 logic signal
2Y	4	O	Gate 2 inverted signal
GND	2	—	Ground
V _{CC}	5	—	Supply/Power Pin

Specifications

Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	-0.5	6.5	V
V _I	Input voltage ⁽²⁾	-0.5	6.5	V
V _O	Voltage applied to any output in the high-impedance or power-off state ⁽²⁾	-0.5	6.5	V
V _O	Voltage applied to any output in the high or low state ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V _I < 0	-50	mA
I _{OK}	Output clamp current	V _O < 0	-50	mA
I _O	Continuous output current		±50	mA
	Continuous current through V _{CC} or GND		±100	mA
T _J	Junction temperature	-65	150	°C
T _{stg}	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) The value of V_{CC} is provided in the Recommended Operating Conditions table.

ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM)	±2000
		Charged-device model (CDM)	±1000

Thermal Information

THERMAL METRIC ⁽¹⁾		SN74LVC2G14		UNIT
		SOT-23	SC70	
		6 PINS	6 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	215	259	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	55	87	°C/W
R _{θJB}	Junction-to-board thermal resistance	57	89	°C/W

Recommended Operating Conditions See ⁽¹⁾

		MIN	MAX	UNIT
V _{CC}	Supply voltage	Operating	1.65	5.5
		Data retention only	1.5	
V _I	Input voltage	0	5.5	V
V _O	Output voltage	0	V _{CC}	V
T _A	Operating free-air temperature	-40	125	°C

- (1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation.

Electrical Characteristics

over recommended operating free-air temperature range (Full ⁽⁴⁾ = -40°C to +125°C, typical values are at T_A = +25°C, unless otherwise noted)

PARAMETER		TEST CONDITIONS	V _{CC}	TEMP	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
V _{T+}	Positive going input threshold voltage		1.65V	Full	0.75		1.05	V
			2.3V		1.25		1.55	
			3V		1.5		2.1	
			4.5V		2.3		3.0	
			5.5V		2.8		3.4	
V _{T-}	Negative going input threshold voltage		1.65V	Full	0.3		0.6	V
			2.3V		0.35		0.65	
			3V		0.45		0.75	
			4.5V		0.7		1.0	
			5.5V		0.85		1.15	
ΔV _T	Hysteresis (V _{T+} -V _{T-})		1.65V	Full	0.35		0.6	V
			2.3V		0.6		1.2	
			3V		1.05		1.65	
			4.5V		1.6		2.0	
			5.5V		1.95		2.25	
V _{OH}		I _{OH} = -100μA	1.65V to 5.5V	Full	V _{CC} -0.1			V
		I _{OH} = -4mA	1.65V		1.2			
		I _{OH} = -8mA	2.3V		1.9			
		I _{OH} = -16mA	3V		2.4			
		I _{OH} = -24mA			2.3			
		I _{OH} = -32mA	4.5V		3.8			
V _{OL}		I _{OL} = 100μA	1.65V to 5.5V	Full			0.1	V
		I _{OL} = 4mA	1.65V				0.45	
		I _{OL} = 8mA	2.3V				0.3	
		I _{OL} = 16mA	3V				0.4	
		I _{OL} = 24mA					0.55	
		I _{OL} = 32mA	4.5V				0.55	
I _I	A input	V _I =5.5V or GND	0V to 5.5V	+25°C		±0.1	±1	μA
				Full			±5	
I _{off}		V _I or V _O =5.5V	0	+25°C		±0.1	±1	μA
				Full			±10	
I _{CC}		V _I =5.5V or GND, I _O =0	1.65V to 5.5V	+25°C		0.1	1	μA
				Full			10	
ΔI _{CC}		One input at V _{CC} -0.6V, Other inputs at V _{CC} or GND	3V to 5.5V	Full			500	μA

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)


PARAMETER	SYMBOL	TEST CONDITIONS		TEMP	MIN ⁽²⁾	TYP ⁽³⁾	MAX ⁽²⁾	UNIT
Propagation Delay	t_{pd}	$V_{CC}=1.8V\pm0.15V$	$C_L=30pF, R_L=500\Omega$	Full		7.5		ns
		$V_{CC}=2.5V\pm0.2V$	$C_L=30pF, R_L=500\Omega$	Full		3.6		
		$V_{CC}=3.3V\pm0.3V$	$C_L=50pF, R_L=500\Omega$	Full		3.1		
		$V_{CC}=5V\pm0.5V$	$C_L=50pF, R_L=500\Omega$	Full		2.7		
Input Capacitance	C_i	$V_{CC}=3.3V$	$V_i=V_{CC}$ or GND	+25°C		4		pF
Power dissipation capacitance	C_{pd}	$V_{CC}=1.8V$	$f=10MHz$	+25°C		20		pF
		$V_{CC}=2.5V$				21		
		$V_{CC}=3.3V$				22		
		$V_{CC}=5V$				25		

(1) All unused inputs of the device must be held at VCC or GND to ensure proper device operation.

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.





(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration.

(4) Specified by characterization only.

Parameter Measurement Information


TEST	S1
t_{PLH}/t_{PHL}	Open
t_{PLZ}/t_{PZL}	V_{LOAD}
t_{PHZ}/t_{PZH}	GND

V_{CC}	INPUTS		V_M	V_{LOAD}	C_L		R_L		V_{Δ}
	V_I	t_r/t_f							
$1.8V \pm 0.15V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	15pF	30pF	1M Ω	1k Ω	0.15V
$2.5V \pm 0.2V$	V_{CC}	$\leq 2ns$	$V_{CC}/2$	$2 \times V_{CC}$	15pF	30pF	1M Ω	500 Ω	0.15V
$3.3V \pm 0.3V$	3V	$\leq 2.5ns$	1.5V	6V	15pF	50pF	1M Ω	500 Ω	0.3V
$5V \pm 0.5V$	V_{CC}	$\leq 2.5ns$	$V_{CC}/2$	$2 \times V_{CC}$	15pF	50pF	1M Ω	500 Ω	0.3V



- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_o = 50 \Omega$.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dL} .
 - F. t_{PZL} and t_{PZH} are the same as t_{dH} .
 - G. t_{PLH} and t_{PHL} are the same as t_{pd} .
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms


Detailed Description

Overview

The SN74LVC2G14 device contains two Schmitt Trigger Inverter and performs the Boolean function $Y = \bar{A}$. The device functions as an independent inverter, but because of Schmitt Trigger action, it will have different input threshold levels for a positive-going (V_{T+}) and negative-going (V_{T-}) signals.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuit disables the output, preventing damaging current back-flow through the device when it is powered down.

Functional Block Diagram



Feature Description

Support Translation Down (5 V to 3.3 V; 3.3 V to 1.8 V)

As the inputs are 5.5-V tolerant, the device can be used as a down translator. When the input voltage exceeds $V_{T+ (Max)}$, the output will follow V_{CC} , performing down-translation if the input voltage exceeds V_{CC} .

Device Functional Modes

Table 1 lists the functional modes of the SN74LVC2G14.

**Table 1. Functional Table
(Each Inverter)**

INPUT A	OUTPUT Y
H	L
L	H

Application Information

The SN74LVC2G14 device is a high-drive CMOS device that can be used for a multitude of buffer type functions where the input is slow or noisy. The device can produce 24 mA of drive current at 3.3 V, making it ideal for driving multiple outputs and good for high-speed applications up to 100 MHz. The inputs are 5.5-V tolerant allowing it to translate down to V_{CC} .

Typical Application




Figure 2. Typical Application Schematic

Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the table. Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, TI recommends a 0.1- μ F capacitor. If there are multiple V_{CC} pins, then TI recommends a 0.01- μ F or 0.022- μ F capacitor for each power pin. It is ok to parallel multiple bypass capacitors to reject different frequencies of noise. 0.1- μ F and 1- μ F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

Layout



Layout Guidelines

When using multiple bit logic devices inputs should not ever float. In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input terminals should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. The following rules must be observed under all circumstances:



- All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating.
- The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} whichever make more sense or is more convenient.

Package Information

SOT-23-6L





RECOMMENDED LAND PATTERN (Unit: mm)





Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.500	0.012	0.020
c	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950(BSC)		0.037(BSC)	
e1	1.800	2.000	0.071	0.079
L	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°

Package Information

SOT-363(SC70-6)



RECOMMENDED LAND PATTERN (Unit: mm)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.900	1.100	0.035	0.043
A1	0.000	0.100	0.000	0.004
A2	0.900	1.000	0.035	0.039
b	0.150	0.350	0.006	0.014
c	0.080	0.150	0.003	0.006
D	2.000	2.200	0.079	0.087
E	1.150	1.350	0.045	0.053
E1	2.150	2.450	0.085	0.096
e	0.650(BSC)		0.026(BSC)	
e1	1.300(BSC)		0.051(BSC)	
L	0.260	0.460	0.010	0.018
L1	0.525		0.021	
θ	0°	8°	0°	8°

Revision History

Rev.	Change	Date
V1.0	Initial version	3/17/2023

Important Notice

JSMSEMI Semiconductor (JSMSEMI) PRODUCTS ARE NEITHER DESIGNED NOR INTENDED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS UNLESS THE SPECIFIC JSMSEMI PRODUCTS ARE SPECIFICALLY DESIGNATED BY JSMSEMI FOR SUCH USE. BUYERS ACKNOWLEDGE AND AGREE THAT ANY SUCH USE OF JSMSEMI PRODUCTS WHICH JSMSEMI HAS NOT DESIGNATED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS IS SOLELY AT THE BUYER' S RISK.

JSMSEMI assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using JSMSEMI products.

Resale of JSMSEMI products or services with statements diferent from or beyond the parameters stated by JSMSEMI for that product or service voids all express and any implied warranties for the associated JSMSEMI product or s ervice. JSMSEMI is not responsible or liable for any such statements.

JSMSEMI All Rights Reserved. Information and data in this document are owned by JSMSEMI wholly and may not be edited, reproduced, or redistributed in any way without the express written consent from JSMSEMI.

Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the JSMSEMI product that you intend to use.

For additional information please contact Kevin@jsmsemi.com or visit www.jsmsemi.com