

36V, Precision

Low-Noise Operational Amplifiers

Features

- Low Offset Voltage: 100 μ V (Max.)
- Low Drift: 0.3 μ V/ $^{\circ}$ C
- Low Input Bias Current: 2nA (Max.)
- Gain Bandwidth Product: 2MHz
- Wide Supply Range: ± 2.25 V $\sim$ ± 18 V
- Low Quiescent Current: 330 μ A
- Slew Rate: 0.7V/ μ s
- Unity Gain Stable
- Input Over-Voltage Protection
- Extended Temperature Ranges
From -40 $^{\circ}$ C to +125 $^{\circ}$ C
- Small Packaging in SOP8/MSOP8

Applications

- Sensors and Controls
- Precision Filters
- Data Acquisition
- Medical Instrumentation
- Optical Network Control Circuits
- Wireless Base Station Control Circuits

General Description

The COSOP07 is a low power, precision operational amplifier operated on ± 2.25 V to ± 18 V supplies. It has very low input offset voltage (100 μ V maximum) that is obtained by trimming at the wafer stage. The low offset voltages generally eliminates any need for external nulling. The COSOP07 also features low input bias current and high open-loop gain. The low offset and high open-loop gain make the COSOP07 particularly useful for high gain instrumentation applications.


The wide input voltage range of ± 13 V minimum combined with a high CMRR of 125dB and high input impedance provide high accuracy in the noninverting circuit configuration. Excellent linearity and gain accuracy can be maintained even at high closed-loop gains. Stability of offsets and gain with time or variations in temperature is excellent. The accuracy and stability of the COSOP07, even at high gain, have made the COSOP07 an ideal choice for tight error budget systems.

Rev1.2

Copyright©2018 Cosine Nanoelectronics Inc. All rights reserved.

The information provided here is believed to be accurate and reliable. Cosine Nanoelectronics assumes no reliability for inaccuracies and omissions. Specifications described and contained here are subjected to change without notice on the purpose of improving the design and performance. All of this information described herein should not be implied or granted for any third party.

1. Pin Configuration and Functions



Pin Functions

Name	Description	Note
+Vs	Positive power supply	A bypass capacitor of 0.1 μ F as close to the part as possible should be placed between power supply pins or between supply pins and ground.
-Vs	Negative power supply or ground	If it is not connected to ground, bypass it with a capacitor of 0.1 μ F as close to the part as possible.
-IN	Negative input	Inverting input of the amplifier. Voltage range of this pin can go from -Vs to +Vs
+IN	Positive input	Non-inverting input of the amplifier. This pin has the same voltage range as -IN.
OUT	Output	The output voltage range extends to within millivolts of each supply rail.
NC	No connection	

2. Package and Ordering Information

Model	Channel	Order Number	Package	Package Option	Marking Information
COSOP07	1	COSOP07SR	SOP-8	Tape and Reel, 3000	COS07SR
		COSOP07MR	MSOP-8	Tape and Reel, 3000	COS07MR

3. Product Specification

3.1 Absolute Maximum Ratings ⁽¹⁾

Parameter	Rating	Units
Power Supply: +Vs to -Vs	36	V
Differential Input Voltage Range	± 0.5	V
Common Mode Input voltage Range ⁽²⁾	-Vs to +Vs	V
Output Current	50	mA
Storage Temperature Range	-65 to 150	°C
Junction Temperature	150	°C
Operating Temperature Range	-40 to 125	°C
ESD Susceptibility, HBM	2000	V

(1) Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

(2) Input terminals are diode-clamped to the power-supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current-limited to 10mA or less.

3.2 Thermal Data

Parameter	Rating	Unit
Package Thermal Resistance, $R_{\theta JA}$ (Junction-to-ambient)	206 (MSOP8) 155 (SOP8)	°C/W

3.3 Recommended Operating Conditions

Parameter	Rating	Unit
DC Supply Voltage	$\pm 2.5 \sim \pm 18$	V
Input Common-mode Voltage Range	$-V_s + 1 \sim +V_s - 1$	V
Operating Ambient Temperature	-40 ~ +85	°C

3.4 Electrical Characteristics

(+V_S=+15V, -V_S=-15V, T_A=+25°C, R_L=10kΩ to V_S/2, unless otherwise noted)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input Characteristics						
Input Offset Voltage	V _{OS}			±15	±100	μV
Input Offset Voltage Drift	ΔV _{OS} /ΔT	-40 to 125°C		0.3	0.7	μV/°C
Input Bias Current	I _B			±0.5	±2	nA
Input Offset Current	I _{OS}			±0.2	±1	nA
Common-Mode Voltage Range	V _{CM}		±13	±14		V
Common-Mode Rejection Ratio	CMRR		120	125		dB
Open-Loop Voltage Gain	AOL	R _L ≥ 2kΩ, V _O = ±10V	100	120		dB
Output Characteristics						
Output Voltage High	V _{OH}		+14	+14.1		V
Output Voltage Low	V _{OL}			-14.1	-13.9	V
Output Current	I _{OUT}	V _{DROPOUT} < 1.2 V		±10		mA
Short-Circuit Current	I _{SC}			±28		mA
Power Supply						
Operating Voltage Range			±2.5		±18	V
Power Supply Rejection Ratio	PSRR		120	130		dB
Quiescent Current / Amplifier	I _Q			330	430	μA
Dynamic Performance						
Gain Bandwidth Product	GBWP	C _L =100pF, R _L =10kΩ		1.5		MHz
Slew Rate	SR	C _L =100pF, R _L =10kΩ, A _v =1		0.7		V/μs
Noise Performance						
Voltage Noise Density	e _n	f=1kHz		8.0		nV/√Hz

4.0 Application Notes

Driving Capacitive Loads

Driving large capacitive loads can cause stability problems for voltage feedback op amps. As the load capacitance increases, the feedback loop's phase margin decreases, and the closed loop bandwidth is reduced. This produces gain peaking in the frequency response, with overshoot and ringing in the step response. A unity gain buffer ($G = +1$) is the most sensitive to capacitive loads, but all gains show the same general behavior.

When driving large capacitive loads with these op amps (e.g., > 100 pF when $G = +1$), a small series resistor at the output (R_{ISO} in Figure 1) improves the feedback loop's phase margin (stability) by making the output load resistive at higher frequencies. It does not, however, improve the bandwidth.

To select R_{ISO} , check the frequency response peaking (or step response overshoot) on the bench. If the response is reasonable, you do not need R_{ISO} . Otherwise, start R_{ISO} at $1\text{ k}\Omega$ and modify its value until the response is reasonable.




Figure 1. Indirectly Driving Heavy Capacitive Load

An improvement circuit is shown in Figure 2. It provides DC accuracy as well as AC stability. R_F provides the DC accuracy by connecting the inverting signal with the output, C_F and R_{ISO} serve to counteract the loss of phase margin by feeding the high frequency component of the output signal back to the amplifier's inverting input, thereby preserving phase margin in the overall feedback loop.




Figure 2. Indirectly Driving Heavy Capacitive Load with DC Accuracy

For the inverting configuration, there are two others ways to increase the phase margin: (a) by increasing the amplifier's gain or (b) by placing a capacitor in parallel with the feedback resistor to counteract the parasitic capacitance associated with inverting node, as shown in Figure 3.




Figure 3. Adding a Feedback Capacitor in the Inverting Configuration

Power-Supply Bypassing and Layout

The COSOP07 operates from a single +4.5V to +36V supply or dual $\pm 2.25\text{V}$ to $\pm 18\text{V}$ supplies. For single-supply operation, bypass the power supply +Vs with a $0.1\mu\text{F}$ ceramic capacitor which should be placed close to the +Vs pin. For dual-supply operation, both the +Vs and the -Vs supplies should be bypassed to ground with separate $0.1\mu\text{F}$ ceramic capacitors. $2.2\mu\text{F}$ tantalum capacitor can be added for better performance.

The length of the current path is directly proportional to the magnitude of parasitic inductances and thus the high frequency impedance of the path. High speed currents in an inductive ground return create an unwanted voltage noise. Broad ground plane areas will reduce the parasitic inductance. Thus a ground plane layer is important for high speed circuit design.

Typical Application Circuits

Differential Amplifier

The circuit shown in Figure 4 performs the differential function. If the resistors ratios are equal ($R_4 / R_3 = R_2 / R_1$), then $V_{OUT} = (V_{IP} - V_{IN}) \times R_2 / R_1 + V_{REF}$.




Figure 4. Differential Amplifier

Low Pass Active Filter

When receiving low-level signals, limiting the bandwidth of the incoming signals into the system is often required. The simplest way to establish this limited bandwidth is to place an RC filter at the noninverting terminal of the amplifier. If even more attenuation is needed, a multiple pole filter is required. The Sallen-Key filter can be used for this task, as Figure 5. For best results, the amplifier should have a bandwidth that is 8 to 10 times the filter frequency bandwidth. Failure to follow this guideline can result in reduction of phase margin. The large values of feedback resistors can couple with parasitic capacitance and cause undesired effects such as ringing or oscillation in high-speed amplifiers. Keep resistors value as low as possible and consistent with output loading consideration.





Figure 5. Two-Pole Low-Pass Sallen-Key Active Filter


5. Package Information

5.1 SOP8 (Package Outline Dimensions)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
B	0.330	0.510	0.013	0.020
C	0.190	0.250	0.007	0.010
D	4.780	5.000	0.188	0.197
E	3.800	4.000	0.150	0.157
E1	5.800	6.300	0.228	0.248
e	1.270TYP		0.050TYP	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

5.2 MSOP8 (Package Outline Dimensions)



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.800	1.200	0.031	0.047
A1	0.000	0.200	0.000	0.008
A2	0.760	0.970	0.030	0.038
b	0.30 TYP		0.012 TYP	
c	0.15 TYP		0.006 TYP	
D	2.900	3.100	0.114	0.122
e	0.65 TYP		0.026 TYP	
E	2.900	3.100	0.114	0.122
E1	4.700	5.100	0.185	0.201
L	0.410	0.650	0.016	0.026
θ	0°	6°	0°	6°