

Aug, 2017



# **4Gb DDR3(L) X16 SDRAM**

**EU RoHS Compliant Products**

## **Data Sheet**

**Rev. F**

| Revision History |          |                                                                                                                   |
|------------------|----------|-------------------------------------------------------------------------------------------------------------------|
| Date             | Revision | Subjects (major changes since last revision)                                                                      |
| 2013/09/01       | A        | Initial Release                                                                                                   |
| 2016/03/01       | B        | Change to UnilC Format                                                                                            |
| 2016/04/26       | C        | Combine DDR3(1.5V) and DDR3L(1.35V)                                                                               |
| 2016/12/20       | D        | Add the “I” grade products                                                                                        |
| 2017/04/11       | E        | Add the component HXB(I)15H4G160AF-11M                                                                            |
| 2017/08/08       | F        | <ol style="list-style-type: none"> <li>1. Update the IDD;</li> <li>2. Update the Interface Capacitance</li> </ol> |

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all?

Your feedback will help us to continuously improve the quality of this document.

Please send your proposal (including a reference to this document) to:

[info@unisemicon.com](mailto:info@unisemicon.com)

# 1 Overview

This chapter gives an overview of the 4Gbit DDR3(L) SDRAM component product and describes its main characteristics.

## 1.1 Features

The 4Gbit DDR3(L) SDRAM offers the following key features:

- VDD, VDDQ= 1.283V to 1.45V(Backward compatible for VDD, VDDQ=1.5 V  $\pm$  0.075V)
- Data rate : 800Mbps/1066Mbps/1333Mbps/1600Mbps/1866Mbps
- SDRAM configurations with  $\times 16$  data in/outputs
- Page Size: 2 KByte page size  
Row address: A0 to A14  
Column address: A0 to A9
- Asynchronous /RESET
- Auto-Precharge operation for read and write commands
- Refresh, Self-Refresh and power saving Power-down modes; Auto Self-refresh (ASR) and Partial array self refresh (PASR)
- Average Refresh Period 7.8  $\mu$ s at a  $T_{OPER}$  up to 85 °C, 3.9  $\mu$ s up to 95 °C
- Operating temperature range:  
Comercial: 0- 95 °C  
Industrial:-40-95°C
- Data mask function for write operation
- Commands can be entered on each positive clock edge
- Data and data mask are referenced to both edges of a differential data strobe pair (double data rate)
- CAS latency (CL): 5, 6, 7, 8, 9 ,10 ,11,13
- Posted CAS with programmable additive latency (AL = 0, CL-1 and CL-2) for improved command, address and data bus efficiency
- Read Latency RL = AL + CL
- Programmable CAS Write Latency (CWL) per operating frequency: 5,6,7,8,9
- Write Latency WL = AL + CWL
- Burst length 8 (BL8) and burst chop 4(BC4) modes: fixed via mode register (MRS) or selectable On-The-Fly (OTF)
- Programmable read burst ordering: interleaved or sequential
- Multi-purpose register (MPR) for readout of non-memory related information
- System level timing calibration support via write leveling and MPR read pattern
- Differential clock inputs (CK and /CK)
- Bi-directional, differential data strobe pair (DQS AND /DQS) is transmitted / received with data. Edge aligned with read data and center-aligned with write data
- DLL aligns transmitted read data and strobe pair transition with clock
- Programmable on-die termination (ODT) for data, data mask and differential strobe pairs
- Dynamic ODT mode for improved signal integrity and pre-selectable termination impedances during writes
- ZQ Calibration for output driver and on-die termination using external reference resistor to ground
- Driver strength : RZQ/7, RZQ/6 (RZQ = 240  $\Omega$  )
- Lead and halogen free packages: 96 ball (PG-TFBGA-96)
- Interface: SSTL\_15

## 1.2 Product List

**Table 1** shows all possible products within the 4Gbit DDR3(L) SDRAM component generation. Availability depends on application needs. For UnilC part number nomenclature see [Chapter 6](#).

| TABLE 1<br>Ordering Information for 4Gbit DDR3(L) Components                                                  |                      |                      |                 |             |
|---------------------------------------------------------------------------------------------------------------|----------------------|----------------------|-----------------|-------------|
| UnilC Part Number                                                                                             | Max. Clock frequency | CAS-RCD-RP latencies | Speed Sort Name | Package     |
| <b>4G bit DDR3 SDRAM Components in <math>\times 16</math> Organization (256 Mbit <math>\times 16</math>)</b>  |                      |                      |                 |             |
| HXB(I)15H4G160AF-25E                                                                                          | 400 MHz              | 6-6-6                | DDR3-800E       | PG-TFBGA-96 |
| HXB(I)15H4G160AF-19F                                                                                          | 533 MHz              | 7-7-7                | DDR3-1066F      | PG-TFBGA-96 |
| HXB(I)15H4G160AF-15H                                                                                          | 667 MHz              | 9-9-9                | DDR3-1333H      | PG-TFBGA-96 |
| HXB(I)15H4G160AF-13K                                                                                          | 800 MHz              | 11-11-11             | DDR3-1600K      | PG-TFBGA-96 |
| HXB(I)15H4G160AF-11M                                                                                          | 933 MHz              | 13-13-13             | DDR3-1866M      | PG-TFBGA-96 |
| <b>4G bit DDR3L SDRAM Components in <math>\times 16</math> Organization (256 Mbit <math>\times 16</math>)</b> |                      |                      |                 |             |
| HXB(I)13H4G160AF-15H                                                                                          | 667 MHz              | 9-9-9                | DDR3L-1333H     | PG-TFBGA-96 |
| HXB(I)13H4G160AF-13K(T)                                                                                       | 800 MHz              | 11-11-11             | DDR3L-1600K     | PG-TFBGA-96 |

## 1.3 DDR3(L) SDRAM Addressing

| TABLE 2<br>4Gbit DDR3(L) SDRAM Addressing |                         |      |
|-------------------------------------------|-------------------------|------|
| Configuration                             | 256Mb × 16              | Note |
| Internal Organization                     | 8 banks × 32M bits × 16 |      |
| Number of Banks                           | 8                       |      |
| Bank Address                              | BA[2:0]                 |      |
| Row Address                               | A[14:0]                 |      |
| Column Address                            | A[9:0]                  |      |
| Page Size                                 | 2KB                     | 1)   |
| Auto-Precharge                            | A10   AP                |      |
| Burst length on-the-fly bit               | A12   /BC               |      |

1) Page size is the number of bytes of data delivered from the array to the internal sense amplifiers when an ACTIVE command is registered.

Page size is per memory bank and calculated as follows:  $\text{Page Size} = 2^{\text{COLBITS}} \times \text{ORG} / 8$ , where COLBITS is the number of column address bits and ORG is the number of DQ bits for a given SDRAM configuration (×4, ×8 or ×16).

## 1.4 Package Ballout

Figure 1 show the ballouts for DDR3(L) SDRAM components. See Chapter 6 for package outlines.

### 1.4.1 Ballout for 256 Mb × 16 Components

**FIGURE 1**  
Ballout for 256 Mb ×16 Components (PG-TFBGA-96)

|   | 1                  | 2                         | 3                        | 4 | 5 | 6 | 7                               | 8                  | 9                |   |
|---|--------------------|---------------------------|--------------------------|---|---|---|---------------------------------|--------------------|------------------|---|
| A | V <sub>DDQ</sub>   | DQU5                      | DQU7                     |   |   |   | DQU4                            | V <sub>DDQ</sub>   | V <sub>SS</sub>  | A |
| B | V <sub>SSQ</sub>   | V <sub>DD</sub>           | V <sub>SS</sub>          |   |   |   | $\overline{\text{DQS}}\text{U}$ | DQU6               | V <sub>SSQ</sub> | B |
| C | V <sub>DDQ</sub>   | DQU3                      | DQU1                     |   |   |   | DQS U                           | DQU2               | V <sub>DDQ</sub> | C |
| D | V <sub>SSQ</sub>   | V <sub>DDQ</sub>          | DMU                      |   |   |   | DQU0                            | V <sub>SSQ</sub>   | V <sub>DD</sub>  | D |
| E | V <sub>SS</sub>    | V <sub>SSQ</sub>          | DQL0                     |   |   |   | DML                             | V <sub>SSQ</sub>   | V <sub>DDQ</sub> | E |
| F | V <sub>DDQ</sub>   | DQL2                      | DQSL                     |   |   |   | DQL1                            | DQL3               | V <sub>SSQ</sub> | F |
| G | V <sub>SSQ</sub>   | DQL6                      | $\overline{\text{DQSL}}$ |   |   |   | V <sub>DD</sub>                 | V <sub>SS</sub>    | V <sub>SSQ</sub> | G |
| H | V <sub>REFDQ</sub> | V <sub>DDQ</sub>          | DQL4                     |   |   |   | DQL7                            | DQL5               | V <sub>DDQ</sub> | H |
| J | NC                 | V <sub>SS</sub>           | $\overline{\text{RAS}}$  |   |   |   | CK                              | V <sub>SS</sub>    | NC               | J |
| K | ODT                | V <sub>DD</sub>           | $\overline{\text{CAS}}$  |   |   |   | $\overline{\text{CK}}$          | V <sub>DD</sub>    | CKE              | K |
| L | NC                 | $\overline{\text{CS}}$    | WE                       |   |   |   | A10/AP                          | ZQ                 | NC               | L |
| M | V <sub>SS</sub>    | BA0                       | BA2                      |   |   |   | NC                              | V <sub>REFCA</sub> | V <sub>SS</sub>  | M |
| N | V <sub>DD</sub>    | A3                        | A0                       |   |   |   | A12/BC                          | BA1                | V <sub>DD</sub>  | N |
| P | V <sub>SS</sub>    | A5                        | A2                       |   |   |   | A1                              | A4                 | V <sub>SS</sub>  | P |
| R | V <sub>DD</sub>    | A7                        | A9                       |   |   |   | A11                             | A6                 | V <sub>DD</sub>  | R |
| T | V <sub>SS</sub>    | $\overline{\text{RESET}}$ | A13                      |   |   |   | A14                             | A8                 | V <sub>SS</sub>  | T |

Ball Locations (x16)

- Populated ball
- + Ball not populated

Top view

(See the balls through the package)

|   | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |
|---|---|---|---|---|---|---|---|---|---|
| A | ● | ● | ● | + | + | + | ● | ● | ● |
| B | ● | ● | ● | + | + | + | ● | ● | ● |
| C | ● | ● | ● | + | + | + | ● | ● | ● |
| D | ● | ● | ● | + | + | + | ● | ● | ● |
| E | ● | ● | ● | + | + | + | ● | ● | ● |
| F | ● | ● | ● | + | + | + | ● | ● | ● |
| G | ● | ● | ● | + | + | + | ● | ● | ● |
| H | ● | ● | ● | + | + | + | ● | ● | ● |
| J | ● | ● | ● | + | + | + | ● | ● | ● |
| K | ● | ● | ● | + | + | + | ● | ● | ● |
| L | ● | ● | ● | + | + | + | ● | ● | ● |
| M | ● | ● | ● | + | + | + | ● | ● | ● |
| N | ● | ● | ● | + | + | + | ● | ● | ● |
| P | ● | ● | ● | + | + | + | ● | ● | ● |
| R | ● | ● | ● | + | + | + | ● | ● | ● |
| T | ● | ● | ● | + | + | + | ● | ● | ● |

## 1.5 Input / Output Signal Functional Description

**TABLE 3**  
Input / Output Signal Functional Description

| Symbol          | Type  | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|-----------------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| CK, /CK         | Input | <b>Clock:</b> CK and /CK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of /CK.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| CKE             | Input | <b>Clock Enable:</b> CKE High activates, and CKE Low deactivates internal clock signals and device input buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self-Refresh operation (all banks idle), or Active Power-Down ( active row in any bank). CKE is asynchronous for Self-Refresh exit. After $V_{REFCA}$ and $V_{REFDQ}$ have become stable during the power on and initialization sequence, they must be maintained during all operations (including Self-Refresh). CKE must be maintained High throughout read and write accesses. Input buffers, excluding CK, /CK, ODT, CKE and /RESET are disabled during Power-down. Input buffers, excluding CKE and RESET are disabled during self refresh. |
| /CS             | Input | <b>Chip Select:</b> All commands are masked when /CS is registered High. /CS provides for external Rank selection on systems with multiple ranks. /CS is considered part of the command code.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| /RAS, /CAS, /WE | Input | <b>Command Inputs:</b> /RAS, /CAS and /WE (along with /CS) define the command being entered.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| ODT             | Input | <b>On-Die Termination:</b> ODT (registered High) enables termination resistance internal to the DDR3(L) SDRAM. When enabled, ODT is only applied to each DQ, DQS, /DQS and DM signal for $\times 8$ configurations. The ODT signal will be ignored if the Mode Register MR1 is programmed to disable ODT and during Self Refresh.                                                                                                                                                                                                                                                                                                                                                                                                      |
| DM (DMU), (DML) | Input | <b>Input Data Mask :</b> DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| BA0 - BA2       | Input | <b>Bank Address Inputs:</b> Define to which bank an Active, Read, Write or Precharge command is being applied. Bank address also determines which mode register is to be accessed during a mode register set cycle.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| A0 - A14        | Input | <b>Address Inputs:</b> Provides the row address for Active commands and the column address for Read/Write commands to select one location out of the memory array in the respective bank. (A10/AP and A12   /BC have additional functions, see below). The address inputs also provide the op-code during Mode Register Set commands. For numbers of addresses used on this assembly see <a href="#">Table 2</a> .                                                                                                                                                                                                                                                                                                                     |

| Symbol                     | Type             | Function                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|----------------------------|------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| A10   AP                   | Input            | <b>Auto-Precharge:</b> A10   AP is sampled during Read/Write commands to determine whether Auto-Precharge should be performed to the accessed bank after the Read/Write operation. (High: Auto-Precharge, Low: no Auto-Precharge). A10   AP is sampled during Precharge command to determine whether the Precharge applies to one bank (A10 Low) or all banks (A10 High). If only one bank is to be precharged, the bank is selected by bank addresses.                                           |
| A12   /BC                  | Input            | <b>Burst Chop:</b> A12   /BC is sampled during Read and Write commands to determine if burst chop (on-the-fly) will be performed. (High: no burst chop, Low: burst chopped). See <a href="#">“Command Truth Table” on Page 9</a> for details.                                                                                                                                                                                                                                                     |
| DQ                         | Input/<br>Output | <b>Data Input/Output:</b> Bi-directional data bus.                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| DQSL, /DQSL<br>DQSU, /DQSU | Input/<br>Output | <b>Data Strobe:</b> Output with read data, input with write data. Edge-aligned with read data, centered in write data. For the x16, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobe DQSL and DQSU are paired with differential signals /DQSL and /DQSU, respectively, to provide differential pair signaling to the system during reads and writes. DDR3(L) SDRAM supports differential data strobe only and does not support single-ended. |
| /RESET                     | Input            | <b>Active Low Asynchronous Reset:</b> Reset is active when /RESET is Low, and inactive when /RESET is High. /RESET must be High during normal operation. /RESET is a CMOS rail to rail signal with DC High and Low are 80% and 20% of $V_{DD}$ . /RESET active is destructive to data contents.                                                                                                                                                                                                   |
| NC                         | —                | <b>No Connect:</b> no internal electrical connection is present                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| $V_{DDQ}$                  | Supply           | <b>DQ Power Supply:</b> 1.283V to 1.45V or 1.5 V $\pm$ 0.075V                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| $V_{SSQ}$                  | Supply           | <b>DQ Ground</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
| $V_{DD}$                   | Supply           | <b>Power Supply:</b> 1.283V to 1.45V or 1.5 V $\pm$ 0.075V                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| $V_{SS}$                   | Supply           | <b>Ground</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| $V_{REFDQ}$                | Supply           | <b>Reference Voltage for DQ</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| $V_{REFCA}$                | Supply           | <b>Reference Voltage for Command and Address inputs</b>                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| ZQ                         | Supply           | Reference ball for ZQ calibration                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |

Note: Input only pins (BA0-BA2, A0-A14, /RAS, /CAS, /WE, /CS, CKE, ODT, and /RESET) do not supply termination

## 2 Functional Description

### 2.1 Truth Tables

The truth tables list the input signal values at a given clock edge which represent a command or state transition expected to be executed by the DDR3(L) SDRAM. [Table 4](#) lists all valid commands to the DDR3(L) SDRAM. For a detailed description

of the various power mode entries and exits please refer to [Table 5](#). In addition, the DM functionality is described in [Table 6](#).

**TABLE 4**  
Command Truth Table

| Function                                        | Abbreviation | CKE               |                  | CS |     |     | WE | BA0<br>-<br>BA2 | A13<br>-<br>A14  | A12<br>/<br>BC | A10<br>/<br>AP | A0<br>-<br>A9,A11 | Notes    |
|-------------------------------------------------|--------------|-------------------|------------------|----|-----|-----|----|-----------------|------------------|----------------|----------------|-------------------|----------|
|                                                 |              | Previous<br>Cycle | Current<br>Cycle |    | RAS | CAS |    |                 |                  |                |                |                   |          |
| Mode Register Set                               | MRS          | H                 | H                | L  | L   | L   | L  | BA              | OP Code          |                |                |                   |          |
| Refresh                                         | REF          | H                 | H                | L  | L   | L   | H  | V               | V                | V              | V              | V                 |          |
| Self Refresh Entry                              | SRE          | H                 | L                | L  | L   | L   | H  | V               | V                | V              | V              | V                 | 7,9,12   |
| Self Refresh Exit                               | SRX          | L                 | H                | H  | X   | X   | X  | X               | X                | X              | X              | X                 | 7,8,9,12 |
|                                                 |              |                   |                  | L  | H   | H   | H  | V               | V                | V              | V              | V                 |          |
| Single Bank Precharge                           | PRE          | H                 | H                | L  | L   | H   | L  | BA              | V                | V              | L              | V                 |          |
| Precharge all Banks                             | PREA         | H                 | H                | L  | L   | H   | L  | V               | V                | V              | H              | V                 |          |
| Bank Activate                                   | ACT          | H                 | H                | L  | L   | H   | H  | BA              | Row Address (RA) |                |                |                   |          |
| Write (Fixed BL8 or BL4)                        | WR           | H                 | H                | L  | H   | L   | L  | BA              | RFU              | V              | L              | CA                |          |
| Write (BL4, on the Fly)                         | WRS4         | H                 | H                | L  | H   | L   | L  | BA              | RFU              | L              | L              | CA                |          |
| Write (BL8, on the Fly)                         | WRS8         | H                 | H                | L  | H   | L   | L  | BA              | RFU              | H              | L              | CA                |          |
| Write with Auto Precharge<br>(Fixed BL8 or BL4) | WRA          | H                 | H                | L  | H   | L   | L  | BA              | RFU              | V              | H              | CA                |          |
| Write with Auto Precharge<br>(BL4, on the Fly)  | WRAS4        | H                 | H                | L  | H   | L   | L  | BA              | RFU              | L              | H              | CA                |          |
| Write with Auto Precharge<br>(BL8, on the Fly)  | WRAS8        | H                 | H                | L  | H   | L   | L  | BA              | RFU              | H              | H              | CA                |          |
| Read (Fixed BL8 or BL4)                         | RD           | H                 | H                | L  | H   | L   | H  | BA              | RFU              | V              | L              | CA                |          |
| Read (BL4, on the Fly)                          | RDS4         | H                 | H                | L  | H   | L   | H  | BA              | RFU              | L              | L              | CA                |          |
| Read (BL8, on the Fly)                          | RDS8         | H                 | H                | L  | H   | L   | H  | BA              | RFU              | H              | L              | CA                |          |
| Read with Auto Precharge<br>(Fixed BL8 or BL4)  | RDA          | H                 | H                | L  | H   | L   | H  | BA              | RFU              | V              | H              | CA                |          |
| Read with Auto Precharge<br>(BL4, on the Fly)   | RDAS4        | H                 | H                | L  | H   | L   | H  | BA              | RFU              | L              | H              | CA                |          |
| Read with Auto Precharge<br>(BL8, on the Fly)   | RDAS8        | H                 | H                | L  | H   | L   | H  | BA              | RFU              | H              | H              | CA                |          |
| No Operation                                    | NOP          | H                 | H                | L  | H   | H   | H  | V               | V                | V              | V              | V                 | 10       |
| Device Deselected                               | DES          | H                 | H                | H  | X   | X   | X  | X               | X                | X              | X              | X                 | 11       |
| ZQ calibration Long                             | ZQCL         | H                 | H                | L  | H   | H   | L  | X               | X                | X              | H              | X                 |          |
| ZQ calibration Short                            | ZQCS         | H                 | H                | L  | H   | H   | L  | X               | X                | X              | L              | X                 |          |
| Power Down Entry                                | PDE          | H                 | L                | L  | H   | H   | H  | V               | V                | V              | V              | V                 | 6,12     |
|                                                 |              |                   |                  | H  | X   | X   | X  | X               | X                | X              | X              | X                 |          |
| Power Down Exit                                 | PDX          | L                 | H                | L  | H   | H   | H  | V               | V                | V              | V              | V                 | 6,12     |
|                                                 |              |                   |                  | H  | X   | X   | X  | X               | X                | X              | X              | X                 |          |

Note :

1. All DDR3(L) SDRAM commands are defined by states of  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$  and  $\overline{CKE}$  at the rising edge of the clock. The MSB of BA, RA, and CA are device density and configuration dependant
2. RESET is Low enable command which will be used only for asynchronous reset so must be maintained HIGH during any function.
3. Bank addresses (BA) determine which bank is to be operated upon. For (E)MRS BA selects an (Extended) Mode Register
4. "V" means "H or L (but a defined logic level)" and "X" means either "defined or undefined (like floating) logic level"
5. Burst reads or writes cannot be terminated or interrupted and Fixed/on the fly BL will be defined by MRS
6. The Power Down Mode does not perform any refresh operations.
7. The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
8. Self refresh exit is asynchronous.
9. VREF(Both VREFDQ and VREFCA) must be maintained during Self Refresh operation.
10. The No Operation command (NOP) should be used in cases when the DDR3(L) SDRAM is in an idle or a wait state. The purpose of the No Operation command (NOP) is to prevent the DDR3(L) SDRAM from registering any unwanted commands between operations.  
A No Operation command will not terminate a previous operation that is still executing, such as a burst read or write cycle.
11. The Deselect command performs the same function as a No Operation command.
12. Refer to the CKE Truth Table for more detail with CKE transition

TABLE 5

Clock Enable (CKE) Truth Table for Synchronous Transitions

| Current State <sup>1)</sup> | CKE(N-1) <sup>2)</sup>                                                            | CKE(N) <sup>2)</sup> | Command (N) <sup>3)</sup><br>/RAS, /CAS, /WE, /CS | Action (N) <sup>3)</sup>   | Note                |
|-----------------------------|-----------------------------------------------------------------------------------|----------------------|---------------------------------------------------|----------------------------|---------------------|
|                             | Previous Cycle                                                                    | Current Cycle        |                                                   |                            |                     |
| Power Down                  | L                                                                                 | L                    | X                                                 | Maintain Power Down        | 4)5)6)7)8)9)        |
|                             | L                                                                                 | H                    | DES or NOP                                        | Power Down Exit            | 4)5)6)7)8)10)       |
| Self Refresh                | L                                                                                 | L                    | X                                                 | Maintain Self Refresh      | 4)5)6)7)9)11)       |
|                             | L                                                                                 | H                    | DES or NOP                                        | Self Refresh Exit          | 4)5)6)7)11)12)13)   |
| Bank(s) Active              | H                                                                                 | L                    | DES or NOP                                        | Active Power Down Entry    | 4)5)6)7)8)10)14)    |
| Reading                     | H                                                                                 | L                    | DES or NOP                                        | Power Down Entry           | 4)5)6)7)8)10)14)15) |
| Writing                     | H                                                                                 | L                    | DES or NOP                                        | Power Down Entry           | 4)5)6)7)8)10)14)15) |
| Precharging                 | H                                                                                 | L                    | DES or NOP                                        | Power Down Entry           | 4)5)6)7)8)10)14)15) |
| Refreshing                  | H                                                                                 | L                    | DES or NOP                                        | Precharge Power Down Entry | 4)5)6)7)10)         |
| All Banks Idle              | H                                                                                 | L                    | DES or NOP                                        | Precharge Power Down Entry | 4)5)6)7)10)8)14)16) |
|                             | H                                                                                 | L                    | REF                                               | Self Refresh Entry         | 4)5)6)7)14)16)17)   |
| Any other state             | Refer to "Command Truth Table" on Page 9 for more detail with all command signals |                      |                                                   |                            | 4)5)6)7)18)         |

- 1) Current state is defined as the state of the DDR3(L) SDRAM immediately prior to clock edge N.
- 2) CKE(N) is the logic state of CKE at clock edge N; CKE (N-1) was the state of CKE at the previous clock edge.
- 3) COMMAND (N) is the command registered at clock edge N, and ACTION (N) is a result of COMMAND (N), ODT is not included here.
- 4) All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 5) The state of ODT does not affect the states described in this table. The ODT function is not available during Self Refresh.
- 6) CKE must be registered with the same value on  $t_{CKE,MIN}$  consecutive positive clock edges. CKE must remain at the valid input level the entire time it takes to achieve the  $t_{CKE,MIN}$  clocks of registration. Thus, after any CKE transition, CKE may not transition from its valid level during the time period of  $t_{IS} + t_{CKE,MIN} + t_{IH}$ .
- 7) DES and NOP are defined in "Command Truth Table" on Page 9.
- 8) The Power Down does not perform any refresh operations
- 9) X means Don't care (including floating around  $V_{REFCA}$ ) in Self Refresh and Power Down. It also applies to address pins.
- 10) Valid commands for Power Down Entry and Exit are NOP and DES only
- 11)  $V_{REF}$  (both  $V_{REFCA}$  and  $V_{REFDQ}$ ) must be maintained during Self Refresh operation.
- 12) On Self Refresh Exit DES or NOP commands must be issued on every clock edge occurring during the  $t_{XS}$  period. Read, or ODT commands may be issued only after  $t_{XSDLL}$  is satisfied.
- 13) Valid commands for Self Refresh Exit are NOP and DES only.
- 14) Self Refresh can not be entered while Read or Write operations are in progress.
- 15) If all banks are closed at the conclusion of a read, write or precharge command then Precharge Power-down is entered, otherwise Active Power-down is entered.

- 16) 'Idle state' is defined as all banks are closed ( $t_{RP}$ ,  $t_{DAL}$ , etc. satisfied), no data bursts are in progress, CKE is High, and all timings from previous operations are satisfied ( $t_{MRD}$ ,  $t_{MOD}$ ,  $t_{RFC}$ ,  $t_{ZQ\_INIT}$ ,  $t_{ZQ\_OPER}$ ,  $t_{ZQS}$ , etc.) as well as all Self-Refresh exit and Power-Down Exit parameters are satisfied ( $t_{XS}$ ,  $t_{XP}$ ,  $t_{XPDLL}$ , etc.).
- 17) Self Refresh mode can only be entered from the All Banks Idle state.
- 18) Must be a legal command as defined in **"Command Truth Table" on Page 9**.

**TABLE 6**  
Data Mask (DM) Truth Table

| Name (Function) | DM | DQs   |
|-----------------|----|-------|
| Write Enable    | L  | Valid |
| Write Inhibit   | H  | X     |

## 2.2 Mode Register 0 (MR0)

The mode register MR0 stores the data for controlling various operating modes of DDR3(L) SDRAM. It controls burst length, read burst type, CAS latency, test mode, DLL reset, WR (write recovery time for auto-precharge) and DLL control for precharge Power-Down, which includes various vendor

specific options to make DDR3(L) SDRAM useful for various applications. The mode register is written by asserting Low on /CS, /RAS, /CAS, /WE, BA0, BA1, and BA2, while controlling the states of address pins according to [Table 7](#).

| BA2 | BA1 | BA0 | A14~A13         | A12 | A11 | A10 | A9 | A8  | A7 | A6 | A5 | A4 | A3  | A2 | A1 | A0 |
|-----|-----|-----|-----------------|-----|-----|-----|----|-----|----|----|----|----|-----|----|----|----|
| 0   | 0   | 0   | 0 <sup>1)</sup> | PPD |     | WR  |    | DLL | TM |    | CL |    | RBT | CL |    | BL |

**TABLE 7**

MR0 Mode register Definition (BA[2:0]=000B)

| Field | Bits <sup>1)</sup> | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|-------|--------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| BL    | A[1:0]             | <b>Burst Length (BL) and Control Method</b><br>Number of sequential bits per DQ related to one Read/Write command.<br>00 <sub>B</sub> <b>BL8MRS</b> mode with fixed burst length of 8. A12   /BC at Read or Write command time is Don't care at read or write command time.<br>01 <sub>B</sub> <b>BL0TF</b> on-the-fly (OTF) enabled using A12   /BC at Read or Write command time. When A12   /BC is High during Read or Write command time a burst length of 8 is selected (BL8OTF mode). When A12   /BC is Low, a burst chop of 4 is selected (BC4OTF mode). Auto-Precharge can be enabled or disabled.<br>10 <sub>B</sub> <b>BC4MRS</b> mode with fixed burst chop of 4 with $t_{CCD} = 4 \times n_{CK}$ . A12   /BC is Don't care at Read or Write command time.<br>11 <sub>B</sub> <b>TBD</b> Reserved |
| RBT   | A3                 | <b>Read Burst Type</b><br>0 <sub>B</sub> Nibble Sequential<br>1 <sub>B</sub> Interleaved                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| CL    | A[6:4,2]           | <b>CAS Latency (CL)</b><br>CAS Latency is the delay, in clock cycles, between the internal Read command and the availability of the first bit of output data.<br><i>Note: For more information on the supported CL and AL settings based on the operating clock frequency, refer to "Speed Bins" on Page 32.</i><br><i>Note: All other bit combinations are reserved.</i><br>0000 <sub>B</sub> RESERVED<br>0010 <sub>B</sub> 5<br>0100 <sub>B</sub> 6<br>0110 <sub>B</sub> 7<br>1000 <sub>B</sub> 8<br>1010 <sub>B</sub> 9<br>1100 <sub>B</sub> 10<br>1110 <sub>B</sub> 11                                                                                                                                                                                                                                   |

| Field  | Bits <sup>1)</sup> | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|--------|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| TM     | A7                 | <b>Test Mode</b><br>The normal operating mode is selected by MR0(bit A7 = 0) and all other bits set to the desired values shown in this table. Programming bit A7 to a 1 places the DDR3(L) SDRAM into a test mode that is only used by the SDRAM manufacturer and should NOT be used. No operations or functionality is guaranteed if A7 = 1.<br>0 <sub>B</sub> Normal Mode<br>1 <sub>B</sub> Vendor specific test mode                                                                                                                                                                                                                                                                                                                                                                                                                              |
| DLLres | A8                 | <b>DLL Reset</b><br>The internal DLL Reset bit is self-clearing, meaning it returns back to the value of 0 after the DLL reset function has been issued. Once the DLL is enabled, a subsequent DLL Reset should be applied. Any time the DLL reset function is used, $t_{DLLK}$ must be met before any functions that require the DLL can be used (i.e. Read commands or synchronous ODT operations).<br>0 <sub>B</sub> No DLL Reset<br>1 <sub>B</sub> DLL Reset triggered                                                                                                                                                                                                                                                                                                                                                                            |
| WR     | A[11:9]            | <b>Write Recovery for Auto-Precharge</b><br>Number of clock cycles for write recovery during Auto-Precharge. $WR_{MIN}$ in clock cycles is calculated by dividing $t_{WR,MIN}$ (in ns) by the actual $t_{CK,AVG}$ (in ns) and rounding up to the next integer: $WR_{MIN} [n_{CK}] = \text{Roundup}(t_{WR,MIN}[ns] / t_{CK,AVG}[ns])$ . The WR value in the mode register must be programmed to be equal or larger than $WR_{MIN}$ . The resulting WR value is also used with $t_{RP}$ to determine $t_{DAL}$ . Since WR of 9 and 11 is not implemented in DDR3(L) and the above formula results in these values, higher values have to be programmed.<br>000 <sub>B</sub> Reserved<br>001 <sub>B</sub> 5<br>010 <sub>B</sub> 6<br>011 <sub>B</sub> 7<br>100 <sub>B</sub> 8<br>101 <sub>B</sub> 10<br>110 <sub>B</sub> 12<br>111 <sub>B</sub> Reserved |
| PPD    | A12                | <b>Precharge Power-Down DLL Control</b><br>Active Power-Down will always be with DLL-on. Bit A12 will have no effect in this case. For Precharge Power-Down, bit A12 in MR0 is used to select the DLL usage as shown below.<br>0 <sub>B</sub> <b>Slow Exit.</b> DLL is frozen during precharge Power-down. Read and synchronous ODT commands are only allowed after $t_{XPDLL}$ .<br>1 <sub>B</sub> <b>Fast Exit.</b> DLL remains on during precharge Power-down. Any command can be applied after $t_{XP}$ , provided that other timing parameters are satisfied.                                                                                                                                                                                                                                                                                    |

1) A13, A14 - even if not available on a specific device - must be programmed to 0<sub>B</sub>.

## 2.3 Mode Register 1 (MR1)

The Mode Register MR1 stores the data for enabling or disabling the DLL, output driver strength,  $R_{TT\_Nom}$  impedance, additive latency (AL), Write leveling enable and Qoff (output disable). The Mode Register MR1 is written by

asserting Low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , High on BA0 and Low on BA1 and BA2, while controlling the states of address pins according to [Table 8](#).

| BA2 | BA1 | BA0 | A14~            | A13  | A12 | A11 | A10                | A9 | A8    | A7                 | A6  | A5 | A4 | A3 | A2                 | A1  | A0  |
|-----|-----|-----|-----------------|------|-----|-----|--------------------|----|-------|--------------------|-----|----|----|----|--------------------|-----|-----|
| 0   | 0   | 1   | 0 <sup>1)</sup> | Qoff | 0   | 0   | RTT <sub>nom</sub> | 0  | Level | RTT <sub>nom</sub> | DIC |    | AL |    | RTT <sub>nom</sub> | DIC | DLL |

**TABLE 8**  
MR1 Mode Register Definition (BA[2:0]=001B)

| Field         | Bits <sup>1)</sup> | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|---------------|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| DLLdis        | A0                 | <b>DLL Disable</b><br>The DLL must be enabled for normal operation. DLL enable is required during power up initialization, after reset and upon returning to normal operation after having the DLL disabled. During normal operation (DLL-on) with MR1(A0 = 0), the DLL is automatically disabled when entering Self-Refresh operation and is automatically re-enabled and reset upon exit of Self-Refresh operation. Any time the DLL is enabled, a DLL reset must be issued afterwards. Any time the DLL is reset, $t_{DLLK}$ clock cycles must occur before a Read or synchronous ODT command can be issued to allow time for the internal clock to be synchronized with the external clock. Failing to wait for synchronization to occur may result in a violation of the $t_{DQSQ}$ , $t_{AON}$ , $t_{AOF}$ or $t_{ADC}$ parameters. During $t_{DLLK}$ , CKE must continuously be registered high. DDR3(L) SDRAM does not require DLL for any Write operation.<br>0 <sub>B</sub> DLL is enabled<br>1 <sub>B</sub> DLL is disabled |
| DIC           | A[5, 1]            | <b>Output Driver Impedance Control</b><br><i>Note: All other bit combinations are reserved.</i><br>00: RZQ/6<br>01 <sub>B</sub> Nominal Drive Strength RON34 = RQZ/7 (nominal 34.3 Ω, with nominal RZQ = 240 Ω)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| $R_{TT\_NOM}$ | A[9, 6, 2]         | <b>Nominal Termination Resistance of ODT</b><br><b>Notes</b><br>1. If $R_{TT\_NOM}$ is used during Writes, only the values $R_{ZQ}/2$ , $R_{ZQ}/4$ and $R_{ZQ}/6$ are allowed.<br>2. In Write leveling Mode (MR1[bit7] = 1) with MR1[bit12] = 1, all $R_{TT\_Nom}$ settings are allowed; in Write Leveling Mode (MR1[bit7] = 1) with MR1[bit12] = 0, only $R_{TT\_NOM}$ settings of $R_{ZQ}/2$ , $R_{ZQ}/4$ and $R_{ZQ}/6$ are allowed.<br>3. All other bit combinations are reserved.<br>000 <sub>B</sub> ODT disabled, $R_{TT\_NOM}$ = off, Dynamic ODT mode disabled<br>001 <sub>B</sub> RTT60 = RZQ / 4 (nominal 60 Ω with nominal RZQ = 240 Ω)<br>010 <sub>B</sub> RTT120 = RZQ / 2 (nominal 120 Ω with nominal RZQ = 240 Ω)<br>011 <sub>B</sub> RTT40 = RZQ / 6 (nominal 40 Ω with nominal RZQ = 240 Ω)<br>100 <sub>B</sub> RTT20 = RZQ / 12 (nominal 20 Ω with nominal RZQ = 240 Ω)<br>101 <sub>B</sub> RTT30 = RZQ / 8 (nominal 30 Ω with nominal RZQ = 240 Ω)                                                                 |

| Field                 | Bits <sup>1)</sup> | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|-----------------------|--------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| AL                    | A[4, 3]            | <b>Additive Latency (AL)</b><br>Any read or write command is held for the time of Additive Latency (AL) before it is issued as internal read or write command.<br><br><b>Notes</b><br>1. AL has a value of CL - 1 or CL - 2 as per the CL value programmed in the MR0 register.<br>00 <sub>B</sub> AL = 0 (AL disabled)<br>01 <sub>B</sub> AL = CL - 1<br>10 <sub>B</sub> AL = CL - 2<br>11 <sub>B</sub> Reserved                                                                                                                                                                |
| Write Leveling enable | A7                 | <b>Write Leveling Mode</b><br>0 <sub>B</sub> <b>Write Leveling Mode</b> Disabled, Normal operation mode<br>1 <sub>B</sub> <b>Write Leveling Mode</b> Enabled                                                                                                                                                                                                                                                                                                                                                                                                                     |
| TDQS enable           | A11                | 0: Disabled<br>1: Enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| Qoff                  | A12                | <b>Output Disable</b><br>Under normal operation, the SDRAM outputs are enabled during read operation and write leveling for driving data (Qoff bit in the MR1 is set to 0 <sub>B</sub> ). When the Qoff bit is set to 1 <sub>B</sub> , the SDRAM outputs (DQ, DQS, /DQS) will be disabled - also during write leveling. Disabling the SDRAM outputs allows users to run write leveling on multiple ranks and to measure $I_{DD}$ currents during Read operations, without including the output.<br>0 <sub>B</sub> Output buffer enabled<br>1 <sub>B</sub> Output buffer disabled |

1) A13, A14 - even if not available on a specific device - must be programmed to 0<sub>B</sub>.

## 2.4 Mode Register 2 (MR2)

The Mode Register MR2 stores the data for controlling refresh related features,  $R_{TT\_WR}$  impedance, and CAS write latency. The Mode Register MR2 is written by asserting Low on CS, RAS, CAS, WE, High on BA1 and Low on BA0 and BA2, while controlling the states of address signals according to [Table 9](#).

| BA2 | BA1 | BA0 | A14~A13         | A12 | A11 | A10    | A9 | A8  | A7  | A6  | A5 | A4 | A3 | A2 | A1   | A0 |
|-----|-----|-----|-----------------|-----|-----|--------|----|-----|-----|-----|----|----|----|----|------|----|
| 0   | 1   | 0   | 0 <sup>1)</sup> | 0   | 0   | Rtt_WR | 0  | SRT | ASR | CWL |    |    |    |    | PASR |    |

**TABLE 9**

MR2 Mode Register Definition (BA[2:0]=010B)

| Field | Bits <sup>1)</sup> | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|-------|--------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PASR  | A[2:0]             | <b>Partial Array Self Refresh (PASR)</b><br>If PASR (Partial Array Self Refresh) is enabled, data located in areas of the array beyond the specified self refresh location may get lost if self refresh is entered. During non-self-refresh operation, data integrity will be maintained if $t_{REFI}$ conditions are met.<br>000 <sub>B</sub> Full array (Banks 000 <sub>B</sub> - 111 <sub>B</sub> )<br>001 <sub>B</sub> Half Array (Banks 000 <sub>B</sub> - 011 <sub>B</sub> )<br>010 <sub>B</sub> Quarter Array (Banks 000 <sub>B</sub> - 001 <sub>B</sub> )<br>011 <sub>B</sub> 1/8th array (Banks 000 <sub>B</sub> )<br>100 <sub>B</sub> 3/4 array (Banks 010 <sub>B</sub> - 111 <sub>B</sub> )<br>101 <sub>B</sub> Half array (Banks 100 <sub>B</sub> - 111 <sub>B</sub> )<br>110 <sub>B</sub> Quarter array (Banks 110 <sub>B</sub> - 111 <sub>B</sub> )<br>111 <sub>B</sub> 1/8th array (Banks 111 <sub>B</sub> ) |
| CWL   | A[5:3]             | <b>CAS Write Latency (CWL)</b><br>Number of clock cycles from internal write command to first write data in.<br><i>Note: All other bit combinations are reserved.</i><br>000 <sub>B</sub> 5 (3.3 ns $\geq t_{CK,AVG} \geq 2.5$ ns)<br>001 <sub>B</sub> 6 (2.5 ns $> t_{CK,AVG} \geq 1.875$ ns)<br>010 <sub>B</sub> 7 (1.875 ns $> t_{CK,AVG} \geq 1.5$ ns)<br>011 <sub>B</sub> 8 (1.5 ns $> t_{CK,AVG} \geq 1.25$ ns)<br><i>Note: Besides CWL limitations on <math>t_{CK,AVG}</math>, there are also <math>t_{AA,MIN/MAX}</math> restrictions that need to be observed. For details, please refer to <a href="#">Chapter 4.1, Speed Bins</a>.</i>                                                                                                                                                                                                                                                                           |
| RFU   | A6                 | <b>0: Manual SR reference (SRT)</b><br><b>1: ASR enable (Optional).</b>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |

| Field               | Bits <sup>1)</sup> | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|---------------------|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| SRT                 | A7                 | <b>Self-Refresh Temperature Range (SRT)</b><br>The SRT bit must be programmed to indicate $T_{\text{OPER}}$ during subsequent self refresh operation.<br>0 <sub>B</sub> Normal operating temperature range<br>1 <sub>B</sub> Extended operating temperature range                                                                                                                                                                                                                                                                                           |
| $R_{\text{TT\_WR}}$ | A[10:9]            | <b>Dynamic ODT mode and <math>R_{\text{TT\_WR}}</math> Pre-selection</b><br><br><b>Notes</b><br>1. All other bit combinations are reserved.<br>2. The $R_{\text{TT\_WR}}$ value can be applied during writes even when $R_{\text{TT\_NOM}}$ is disabled. During write leveling, Dynamic ODT is not available.<br>00 <sub>B</sub> Dynamic ODT mode disabled<br>01 <sub>B</sub> Dynamic ODT mode enabled with $R_{\text{TT\_WR}} = \text{RZQ}/4 = 60 \Omega$<br>10 <sub>B</sub> Dynamic ODT mode enabled with $R_{\text{TT\_WR}} = \text{RZQ}/2 = 120 \Omega$ |

1) A13, A14 - even if not available on a specific device - must be programmed to 0<sub>B</sub>.

## 2.5 Mode Register 3 (MR3)

The Mode Register MR3 controls Multi purpose registers and optional On-die thermal sensor (ODTS) feature. The Mode Register MR3 is written by asserting Low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , High on BA1 and BA0, and Low on BA2 while controlling the states of address signals according to [Table 10](#).

| BA2 | BA1 | BA0 | A14–A13         | A12 | A11 | A10 | A9 | A8 | A7 | A6 | A5 | A4 | A3 | A2  | A1      | A0 |
|-----|-----|-----|-----------------|-----|-----|-----|----|----|----|----|----|----|----|-----|---------|----|
| 0   | 1   | 1   | 0 <sup>1)</sup> | 0   | 0   | 0   | 0  | 0  | 0  | 0  | 0  | 0  | 0  | MPR | MPR loc |    |

**TABLE 10**

MR3 Mode Register Definition (BA[2:0]=011B)

| Field   | Bits <sup>1)</sup> | Description                                                                                                                                                                                                                   |
|---------|--------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| MPR loc | A[1:0]             | <b>Multi Purpose Register Location</b><br>00 <sub>B</sub> Pre-defined data pattern for read synchronization<br>01 <sub>B</sub> RFU<br>10 <sub>B</sub> RFU<br>11 <sub>B</sub> ODTS On-Die Thermal sensor readout (optional)    |
| MPR     | A2                 | <b>Multi Purpose Register Enable</b><br><i>Note: When MPR is disabled, MR3 A[1:0] will be ignored.</i><br>0 <sub>B</sub> MPR disabled, normal memory operation<br>1 <sub>B</sub> Dataflow from the Multi Purpose register MPR |

1) A13, A14 - even if not available on a specific device - must be programmed to 0<sub>B</sub>.

## 2.6 Burst Order

Accesses within a given burst may be interleaved or nibble sequential depending on the programmed bit A3 in the mode register MR0.

Regarding read commands, the lower 3 column address bits CA[2:0] at read command time determine the start address for the read burst.

Regarding write commands, the burst order is always fixed. For writes with a burst length of 8, the inputs on the lower 3

column address bits CA[2:0] are ignored during the write command. For writes with a burst being chopped to 4, the input on column address 2 (CA[2]) determines if the lower or upper four burst bits are selected. In this case, the inputs on the lower 2 column address bits CA[1:0] are ignored during the write command. The following table shows burst order versus burst start address for reads and writes of bursts of 8 as well as of bursts of 4 operation (burst chop).

**TABLE 11**  
Bit Order during Burst

| Burst Length | Command                | Column Address 2:0 |     |     | Interleaved Burst Sequence |    |    |    |    |    |    |    | Nibble Sequential Burst Sequence |    |    |    |    |    |    |      | Note     |
|--------------|------------------------|--------------------|-----|-----|----------------------------|----|----|----|----|----|----|----|----------------------------------|----|----|----|----|----|----|------|----------|
|              |                        |                    |     |     | Bit Order within Burst     |    |    |    |    |    |    |    | Bit Order within Burst           |    |    |    |    |    |    |      |          |
|              |                        | CA2                | CA1 | CA0 | 1.                         | 2. | 3. | 4. | 5. | 6. | 7. | 8. | 1.                               | 2. | 3. | 4. | 5. | 6. | 7. | 8.   |          |
| 8            | READ                   | 0                  | 0   | 0   | 0                          | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 0                                | 1  | 2  | 3  | 4  | 5  | 6  | 7    | 1)       |
|              |                        | 0                  | 0   | 1   | 1                          | 0  | 3  | 2  | 5  | 4  | 7  | 6  | 1                                | 2  | 3  | 0  | 5  | 6  | 7  | 4    | 1)       |
|              |                        | 0                  | 1   | 0   | 2                          | 3  | 0  | 1  | 6  | 7  | 4  | 5  | 2                                | 3  | 0  | 1  | 6  | 7  | 4  | 5    | 1)       |
|              |                        | 0                  | 1   | 1   | 3                          | 2  | 1  | 0  | 7  | 6  | 5  | 4  | 3                                | 0  | 1  | 2  | 7  | 4  | 5  | 6    | 1)       |
|              |                        | 1                  | 0   | 0   | 4                          | 5  | 6  | 7  | 0  | 1  | 2  | 3  | 4                                | 5  | 6  | 7  | 0  | 1  | 2  | 3    | 1)       |
|              |                        | 1                  | 0   | 1   | 5                          | 4  | 7  | 6  | 1  | 0  | 3  | 2  | 5                                | 6  | 7  | 4  | 1  | 2  | 3  | 0    | 1)       |
|              |                        | 1                  | 1   | 0   | 6                          | 7  | 4  | 5  | 2  | 3  | 0  | 1  | 6                                | 7  | 4  | 5  | 2  | 3  | 0  | 1    | 1)       |
|              |                        | 1                  | 1   | 1   | 7                          | 6  | 5  | 4  | 3  | 2  | 1  | 0  | 7                                | 4  | 5  | 6  | 3  | 0  | 1  | 2    | 1)       |
| WRITE        | V                      | V                  | V   | 0   | 1                          | 2  | 3  | 4  | 5  | 6  | 7  | 0  | 1                                | 2  | 3  | 4  | 5  | 6  | 7  | 1)2) |          |
|              | 4<br>(Burst Chop Mode) | READ               | 0   | 0   | 0                          | 0  | 1  | 2  | 3  | T  | T  | T  | T                                | 0  | 1  | 2  | 3  | T  | T  | T    | T        |
| 0            |                        |                    | 0   | 1   | 1                          | 0  | 3  | 2  | T  | T  | T  | T  | 1                                | 2  | 3  | 0  | T  | T  | T  | T    | 1)3)4)   |
| 0            |                        |                    | 1   | 0   | 2                          | 3  | 0  | 1  | T  | T  | T  | T  | 2                                | 3  | 0  | 1  | T  | T  | T  | T    | 1)3)4)   |
| 0            |                        |                    | 1   | 1   | 3                          | 2  | 1  | 0  | T  | T  | T  | T  | 3                                | 0  | 1  | 2  | T  | T  | T  | T    | 1)3)4)   |
| 1            |                        |                    | 0   | 0   | 4                          | 5  | 6  | 7  | T  | T  | T  | T  | 4                                | 5  | 6  | 7  | T  | T  | T  | T    | 1)3)4)   |
| 1            |                        |                    | 0   | 1   | 5                          | 4  | 7  | 6  | T  | T  | T  | T  | 5                                | 6  | 7  | 4  | T  | T  | T  | T    | 1)3)4)   |
| 1            |                        |                    | 1   | 0   | 6                          | 7  | 4  | 5  | T  | T  | T  | T  | 6                                | 7  | 4  | 5  | T  | T  | T  | T    | 1)3)4)   |
| 1            |                        |                    | 1   | 1   | 7                          | 6  | 5  | 4  | T  | T  | T  | T  | 7                                | 4  | 5  | 6  | T  | T  | T  | T    | 1)3)4)   |
| WRITE        |                        | 0                  | V   | V   | 0                          | 1  | 2  | 3  | X  | X  | X  | X  | 0                                | 1  | 2  | 3  | X  | X  | X  | X    | 1)2)4)5) |
|              |                        | 1                  | V   | V   | 4                          | 5  | 6  | 7  | X  | X  | X  | X  | 4                                | 5  | 6  | 7  | X  | X  | X  | X    | 1)2)4)5) |

1) 0...7 bit number is value of CA[2:0] that causes this bit to be the first read during a burst.

2) V: a valid logic level (0 or 1), but respective buffer input ignores level on input pins.

3) T: output drivers for data and strobe are in high impedance.

4) In case of BC4MRS (burst length being fixed to 4 by MR0 setting), the internal write operation starts two clock cycles earlier than for the BL8 modes. This means that the starting point for  $t_{WR}$  and  $t_{WTR}$  will be pulled in by two clocks. In case of BC4OTF mode (burst length being selected on-the-fly via A12 | /BC), the internal write operation starts at the same point in time as a burst of 8 write operation. This means that during on-the-fly control, the starting point for  $t_{WR}$  and  $t_{WTR}$  will not be pulled in by two clocks.

5) X: Don't Care

## 3 Operating Conditions and Interface Specification

### 3.1 Absolute Maximum Ratings

**TABLE 12**  
Absolute Maximum Ratings

| Parameter                                      | Symbol            | Rating |        | Unit | Note |
|------------------------------------------------|-------------------|--------|--------|------|------|
|                                                |                   | Min.   | Max.   |      |      |
| Voltage on $V_{DD}$ ball relative to $V_{SS}$  | $V_{DD}$          | -0.4   | +1.975 | V    | 1)2) |
| Voltage on $V_{DDQ}$ ball relative to $V_{SS}$ | $V_{DDQ}$         | -0.4   | +1.975 | V    | 1)2) |
| Voltage on any ball relative to $V_{SS}$       | $V_{IN}, V_{OUT}$ | -0.4   | +1.975 | V    | 1)   |
| Storage Temperature                            | $T_{STG}$         | -55    | +100   | °C   | 1)3) |

- 1) Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2)  $V_{DD}$  and  $V_{DDQ}$  must be within 300mV of each other at all times.  $V_{REFDQ}$  and  $V_{REFCA}$  must not be greater than  $0.6 \times V_{DDQ}$ . When  $V_{DD}$  and  $V_{DDQ}$  are less than 500 mV,  $V_{REFDQ}$  and  $V_{REFCA}$  may be equal or less than 300 mV.
- 3) Storage Temperature is the case surface temperature on the center/top side of the SDRAM. For the measurement conditions, please refer to JESD51-2 standard.

### 3.2 Operating Conditions

**TABLE 13**  
SDRAM Component Operating Temperature Range

| Parameter                          | Symbol     | Rating |      | Unit | Note   |
|------------------------------------|------------|--------|------|------|--------|
|                                    |            | Min.   | Max. |      |        |
| Normal Operating Temperature Range | $T_{OPER}$ | 0      | 85   | °C   | 1)2)3) |
| Extended Temperature Range         |            | 85     | 95   | °C   | 1)3)4) |
| Industrial Temperature             |            | -40    | 95   | °C   | 1)3)4) |

- 1) Operating Temperature  $T_{OPER}$  is the case surface temperature on the center / top side of the SDRAM. For measurement conditions, please refer to the industry standard document JESD51-2.
- 2) The Normal Temperature Range specifies the temperatures where all SDRAM specification will be supported.
- 3) During operation, the SDRAM operating temperature must be maintained above 0 °C under all operating conditions. Either the device operating temperature rating or the optional ODTS MPR Readout function (See Chapter 2.18, On-Die Thermal Sensor (ODTS)) may be used to set an appropriate refresh rate and/or to monitor the maximum operating temperature. When using the optional ODTS MPR Readout function, the actual device operating temperature may be higher than the  $T_{OPER}$  rating that applies for the Normal or Extended Temperature Ranges. For example,  $T_{CASE}$  may be above 85 °C when the ODTS indicates that 1X refresh is supported.
- 4) Some application require operation of the DRAM in the Extended Temperature Range between 85 °C and 95 °C operating temperature. Full specifications are provided in this range, but the following additional conditions apply:
  - a) Refresh commands have to be doubled in frequency, therefore reducing the Refresh interval  $t_{REFI}$  to 3.9  $\mu$ s.
  - b) If Self-Refresh operation is required in the Extended Temperature Range, then it is mandatory to use the Manual Self-Refresh mode with Extended Temperature Range capability (MR2 A6 = 0<sub>b</sub> and MR2 A7 = 1<sub>b</sub>). For SDRAM operations on DIMM module refer to DIMM module data sheets and SPD bytes for Extended Temperature and Auto Self-Refresh option availability.

**TABLE 14**  
DC Operating Conditions

| Parameter                                                      | Symbol         | Min.                 | Typ.                | Max.                 | Unit     | Note |
|----------------------------------------------------------------|----------------|----------------------|---------------------|----------------------|----------|------|
| Supply Voltage                                                 | $V_{DD}$       | 1.283                | 1.35                | 1.45                 | V        | 1)2) |
|                                                                |                | 1.425                | 1.5                 | 1.575                | V        | 1)2) |
| Supply Voltage for Output                                      | $V_{DDQ}$      | 1.283                | 1.35                | 1.45                 | V        | 1)2) |
|                                                                |                | 1.425                | 1.5                 | 1.575                | V        | 1)2) |
| Reference Voltage for DQ, DM inputs                            | $V_{REFDQ.DC}$ | $0.49 \times V_{DD}$ | $0.5 \times V_{DD}$ | $0.51 \times V_{DD}$ | V        | 3)4) |
| Reference Voltage for ADD, CMD inputs                          | $V_{REFCA.DC}$ | $0.49 \times V_{DD}$ | $0.5 \times V_{DD}$ | $0.51 \times V_{DD}$ | V        | 3)4) |
| External Calibration Resistor connected from ZQ ball to ground | $R_{ZQ}$       | 237.6                | 240.0               | 242.4                | $\Omega$ | 5)   |

- 1)  $V_{DDQ}$  tracks with  $V_{DD}$ . AC parameters are measured with  $V_{DD}$  and  $V_{DDQ}$  tied together
- 2) Under all conditions  $V_{DDQ}$  must be less than or equal to  $V_{DD}$ .
- 3) The ac peak noise on  $V_{REF}$  may not allow  $V_{REF}$  to deviate from  $V_{REF.DC}$  by more than  $\pm 1\% V_{DD}$  (for reference: approx.  $\pm 15$  mV).
- 4) For reference: approx.  $V_{DD}/2 \pm 15$  mV.
- 5) The external calibration resistor  $R_{ZQ}$  can be time-shared among DRAMs in multi-rank DIMMs.

**TABLE 15**  
Input and Output Leakage Currents


| Parameter              | Symbol   | Condition                                | Rating |      | Unit          | Note |
|------------------------|----------|------------------------------------------|--------|------|---------------|------|
|                        |          |                                          | Min.   | Max. |               |      |
| Input Leakage Current  | $I_{IL}$ | Any input $0\text{ V} < V_{IN} < V_{DD}$ | -2     | +2   | $\mu\text{A}$ | 1)2) |
| Output Leakage Current | $I_{OL}$ | $0\text{ V} < V_{OUT} < V_{DDQ}$         | -5     | +5   | $\mu\text{A}$ | 2)3) |

- 1) All other pins not under test = 0 V.
- 2) Values are shown per ball.
- 3) DQ's, DQS, /DQS and ODT are disabled.

### 3.3 Interface Test Conditions

**Figure 2** represents the effective reference load of  $25\ \Omega$  used in defining the relevant timing parameters of the device as well as for output slew rate measurements. It is not intended as either a precise representation of the typical system environment nor a depiction of the actual load presented by a

production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.



The Timing Reference Points are the idealized input and output nodes / terminals on the outside of the packaged SDRAM device as they would appear in a schematic or an IBIS model.

The output timing reference voltage level for single ended signals is the cross point with  $V_{TT}$ .

The output timing reference voltage level for differential signals is the cross point of the true (e.g. DQS) and the complement (e.g. /DQS) signal.

## 3.4 Voltage Levels

### 3.4.1 DC and AC Logic Input Levels

#### Single-Ended Signals

Table 16 shows the input levels for single-ended input signals.

| TABLE 16<br>DC and AC Input Levels for Single-Ended Command, Address and Control Signals |                |                                    |                   |      |      |
|------------------------------------------------------------------------------------------|----------------|------------------------------------|-------------------|------|------|
| Parameter                                                                                | Symbol         | DDR3(L)-800, 1066; -1333,1600,1866 |                   | Unit | Note |
|                                                                                          |                | Min.                               | Max.              |      |      |
| DC input logic high                                                                      | $V_{IH,CA,DC}$ | $V_{REF} + 0.100$                  | $V_{DD}$          | V    | 1)   |
| DC input logic low                                                                       | $V_{IL,CA,DC}$ | $V_{SS}$                           | $V_{REF} - 0.100$ | V    | 1)   |
| AC input logic high                                                                      | $V_{IH,CA,AC}$ | $V_{REF} + 0.175$                  | See 2)            | V    | 1)   |
| AC input logic low                                                                       | $V_{IL,CA,AC}$ | See 2)                             | $V_{REF} - 0.175$ | V    | 1)   |

1) For input only pins except RESET:  $V_{REF} = V_{REF,CA}$

2) See Chapter 3.9, Overshoot and Undershoot Specification.

| TABLE 17                                                  |                       |                          |                          |                           |                          |      |       |
|-----------------------------------------------------------|-----------------------|--------------------------|--------------------------|---------------------------|--------------------------|------|-------|
| DC and AC Input Levels for Single-Ended DQ and DM Signals |                       |                          |                          |                           |                          |      |       |
| Parameter                                                 | Symbol                | DDR3(L)-800, 1066,       |                          | DDR3(L)-1333,1600 , -1866 |                          | Unit | Note  |
|                                                           |                       | Min.                     | Max.                     | Min.                      | Max.                     |      |       |
| DC input logic high                                       | V <sub>IH.DQ.DC</sub> | V <sub>REF</sub> + 0.100 | V <sub>DD</sub>          | V <sub>REF</sub> + 0.100  | V <sub>DD</sub>          | V    | 1)    |
| DC input logic low                                        | V <sub>IL.DQ.DC</sub> | V <sub>SS</sub>          | V <sub>REF</sub> - 0.100 | V <sub>SS</sub>           | V <sub>REF</sub> - 0.100 | V    | 1)    |
| AC input logic high                                       | V <sub>IH.DQ.AC</sub> | V <sub>REF</sub> + 0.175 | See 2)                   | --                        | --                       | V    | 1) 3) |
| AC input logic low                                        | V <sub>IL.DQ.AC</sub> | See 2)                   | V <sub>REF</sub> - 0.175 | --                        | --                       | V    | 1) 3) |

1) For DQ and DM:  $V_{REF} = V_{REF,DQ}$ , for input only signals except RESET:  $V_{REF} = V_{REF,CA}$

2) See Chapter 3.9, Overshoot and Undershoot Specification.

3) Single ended swing requirement for DQS, /DQS is 350 mV (peak to peak). Differential swing requirement for DQS, /DQS is 700 mV (peak to peak).

## Differential Swing Requirement for Differential Signals

Table 18 shows the input levels for differential input signals.

| TABLE 18                                                                    |                  |                                                |                                                |      |      |
|-----------------------------------------------------------------------------|------------------|------------------------------------------------|------------------------------------------------|------|------|
| Differential swing requirement for clock (CK - /CK) and strobe (DQS - /DQS) |                  |                                                |                                                |      |      |
| Parameter                                                                   | Symbol           | DDR3(L)–800, -1066,–1333, -1600,–1866          |                                                | Unit | Note |
|                                                                             |                  | Min.                                           | Max.                                           |      |      |
| Differential input high                                                     | $V_{IH,DIFF}$    | +0.200(+0.18)                                  | See <sup>1)</sup>                              | V    | 2)   |
| Differential input low                                                      | $V_{IL,DIFF}$    | See <sup>1)</sup>                              | –0.200(–0.18)                                  | V    | 2)   |
| Differential input high AC                                                  | $V_{IH,DIFF,AC}$ | $2 \times (V_{IH,AC} - V_{REF})$ <sup>3)</sup> | See <sup>1)</sup>                              | V    | 4)   |
| Differential input low AC                                                   | $V_{IL,DIFF,AC}$ | See <sup>1)</sup>                              | $2 \times (V_{REF} - V_{IL,AC})$ <sup>5)</sup> | V    | 4)   |

- 1) These values are not defined, however they single-ended signals CK, /CK, DQS, /DQS need to be within the respective limits ( $V_{IH,DC,MAX}$ ,  $V_{IL,DC,MIN}$ ) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to [Chapter 3.9](#).
- 2) Used to define a differential signal slew-rate.
- 3) Clock: use  $V_{IH,CA,AC}$  for  $V_{IH,AC}$ . Strobe: use  $V_{IH,DQ,AC}$  for  $V_{IH,AC}$ .
- 4) For CK - /CK use  $V_{IH}/V_{IL,AC}$  of ADD/CMD and  $V_{REFCA}$ ; for DQS - /DQS use  $V_{IH}/V_{IL,AC}$  of DQs and  $V_{REFDQ}$ ; if a reduced ac-high or ac-low level is used for a signal group, then the reduced level applies also here.
- 5) Clock: use  $V_{IL,CA,AC}$  for  $V_{IL,AC}$ . Strobe: use  $V_{IL,DQ,AC}$  for  $V_{IL,AC}$ .

| TABLE 19<br>Allowed Time Before Ringback ( $t_{DVAC}$ ) for CK - /CK and DQS - /DQS |                                                    |      |                                                    |      |
|-------------------------------------------------------------------------------------|----------------------------------------------------|------|----------------------------------------------------|------|
| Slew Rate [V/ns]                                                                    | $t_{DVAC}$ [ps]<br>@ $ V_{IH/IL,DIFF,AC}  = 350mV$ |      | $t_{DVAC}$ [ps]<br>@ $ V_{IH/IL,DIFF,AC}  = 300mV$ |      |
|                                                                                     | Min.                                               | Max. | Min.                                               | Max. |
| > 4.0                                                                               | 75                                                 | —    | 175                                                | —    |
| 4.0                                                                                 | 57                                                 | —    | 170                                                | —    |
| 3.0                                                                                 | 50                                                 | —    | 167                                                | —    |
| 2.0                                                                                 | 38                                                 | —    | 163                                                | —    |
| 1.8                                                                                 | 34                                                 | —    | 162                                                | —    |
| 1.6                                                                                 | 29                                                 | —    | 161                                                | —    |
| 1.4                                                                                 | 22                                                 | —    | 159                                                | —    |
| 1.2                                                                                 | 13                                                 | —    | 155                                                | —    |
| 1.0                                                                                 | 0                                                  | —    | 150                                                | —    |
| <1.0                                                                                | 0                                                  | —    | 150                                                | —    |

## Single-Ended Requirements for Differential Signals

Each individual component of a differential signal (CK, DQS, /CK, /DQS,) has also to comply with certain requirements for single-ended signals.

CK and /CK have to approximately reach  $V_{SEH,MIN}$  /  $V_{SEL,MAX}$  (approximately equal to the ac-levels ( $V_{IH,AC}$  /  $V_{IL,AC}$ ) for ADD/CMD signals) in every half-cycle.

is used for ADD/CMD signals, then these ac-levels apply also

DQS, /DQS have to reach  $V_{SEH,MIN}$  /  $V_{SEL,MAX}$  (approximately the ac-levels ( $V_{IH,AC}$  /  $V_{IL,AC}$ ) for DQ signals) in every half-cycle preceding and following a valid transition. Note that the applicable ac-levels for ADD/CMD and DQs might be different per speed-bin etc. E.g. if  $V_{IH150,AC}$  /  $V_{IL150,AC}$

for the single-ended signals CK and /CK.

Note that while ADD/CMD and DQ signal requirements are with respect to  $V_{ref}$ , the single-ended components of differential signals have a requirement with respect to  $V_{DD}/2$ ; this is nominally the same. The transition of single-ended signals through the ac-levels is used to measure setup time.

For single-ended components of differential signals the requirement to reach  $V_{SEL,MAX}$ ,  $V_{SEH,MIN}$  has no bearing on timing, but adds a restriction on the common mode characteristics of these signals.

**TABLE 20**

Each Single-Ended Levels for CK, DQS, /DQS, /CK,

| Parameter                            | Symbol    | DDR3(L)–800,–1066,–1333,–1600,–1866 |                      | Unit | Note |
|--------------------------------------|-----------|-------------------------------------|----------------------|------|------|
|                                      |           | Min.                                | Max.                 |      |      |
| Single-ended highlevel for strobes   | $V_{SEH}$ | $(V_{DD}/2) + 0.175$                | NOTE 3               | V    | 1,2  |
| Single-ended high-level for CK, / CK | $V_{SEH}$ | $(V_{DD}/2) + 0.175$                | NOTE 3               | V    |      |
| Single-ended low-level for strobes   | $V_{SEL}$ | NOTE 3                              | $(V_{DD}/2) + 0.175$ | V    |      |
| Single-ended low-level for CK, /CK   | $V_{SEL}$ | NOTE 3                              | $(V_{DD}/2) + 0.175$ | V    |      |

Note: 1. For CK, CK use VIH/VIL(AC) of address/command; for strobes (DQS, DQS) use VIH/VIL(AC) of DQs.

2. VIH(AC)/VIL(AC) for DQs is based on VREFDQ; VIH(AC)/VIL(AC) for address/command is based on VREFCA; if a reduced AC-high or AC-low level is used for a signal group, then the reduced level applies also here.

3. These values are not defined, however the single-ended components of differential signals CK, CK, DQS, DQS need to be within the respective limits (VIH(DC) max, VIL(DC) min) for single-ended signals as well as the limitations for overshoot and undershoot. Refer to "Overshoot and Undershoot specifications".

**TABLE 21**

Cross Point Voltage for Differential Input Signals (CK, DQS)

| Symbol   | Parameter                                                                               | DDR3(L)–800,–1066,–1333,–1600,–1866 |          | Unit | Note |
|----------|-----------------------------------------------------------------------------------------|-------------------------------------|----------|------|------|
|          |                                                                                         | Min.                                | Max.     |      |      |
| $V_{IX}$ | Differential Input Cross Point Voltage relative to $V_{DD}/2$ for CK - CK               | –175(–150)                          | 175(150) | mV   | 1    |
| $V_{IX}$ | Differential Input Cross Point Voltage relative to $V_{DD}/2$ for $\overline{DQS}$ -DQS | –150                                | 150      | mV   |      |

- 1) Extended range for  $V_{IX}$  is only allowed for clock and if single-ended clock input signals CK and /CK are monotonic, have a single-ended swing  $V_{SEL}/V_{SEH}$  (see [Single-Ended Requirements for Differential Signals](#)) of at least  $V_{DD}/2 \pm 250$  mV and if the differential slew rate of CK - /CK is larger than 3 V/ns.

### 3.4.2 DC and AC Output Measurements Levels

**TABLE 22**

DC and AC Output Levels for Single-Ended Signals

| Parameter                                                           | Symbol      | Value                | Unit | Note |
|---------------------------------------------------------------------|-------------|----------------------|------|------|
| DC output high measurement level (for output impedance measurement) | $V_{OH,DC}$ | $0.8 \times V_{DDQ}$ | V    |      |
| DC output mid measurement level (for output impedance measurement)  | $V_{OM,DC}$ | $0.5 \times V_{DDQ}$ | V    |      |
| DC output low measurement level (for output impedance measurement)  | $V_{OL,DC}$ | $0.2 \times V_{DDQ}$ | V    |      |

| Parameter                                               | Symbol      | Value                         | Unit | Note          |
|---------------------------------------------------------|-------------|-------------------------------|------|---------------|
| AC output high measurement level (for output slew rate) | $V_{OH.AC}$ | $V_{TT} + 0.1 \times V_{DDQ}$ | V    | <sup>1)</sup> |
| AC output low measurement level (for output slew rate)  | $V_{OL.AC}$ | $V_{TT} - 0.1 \times V_{DDQ}$ | V    | <sup>1)</sup> |

1) Background: the swing of  $\pm 0.1 \times V_{DDQ}$  is based on approximately 50% of the static differential output high or low swing with a driver impedance of  $40 \Omega$  and an effective test load of  $25 \Omega$  to  $V_{TT} = V_{DDQ} / 2$ .

**TABLE 23**

AC Output Levels for Differential Signals

| Parameter                                                                | Symbol           | Value                 |      | Unit | Note          |
|--------------------------------------------------------------------------|------------------|-----------------------|------|------|---------------|
|                                                                          |                  | Min.                  | Max. |      |               |
| AC differential output high measurement level (for output slew rate)     | $V_{OH.DIFF.AC}$ | $+0.2 \times V_{DDQ}$ |      | V    | <sup>1)</sup> |
| AC differential output low measurement level (for output slew rate)      | $V_{OL.DIFF.AC}$ | $-0.2 \times V_{DDQ}$ |      | V    | <sup>1)</sup> |
| Deviation of the output cross point voltage from the termination voltage | $V_{OX}$         | -100                  | 100  | mV   | <sup>2)</sup> |

1) Background: the swing of  $\pm 0.2 \times V_{DDQ}$  is based on approximately 50% of the static differential output high or low swing with a driver impedance of  $40 \Omega$  and an effective test load of  $25 \Omega$  to  $V_{TT} = V_{DDQ} / 2$  at each of the differential outputs.

2) With an effective test load of  $25 \Omega$  to  $V_{TT} = V_{DDQ} / 2$  at each of the differential outputs (see chapter [Chapter 3.3, Interface Test Conditions](#)).

## 3.5 Output Slew Rates

**TABLE 24**

Output Slew Rates

| Parameter                     | Symbol  | DDR3(L)–800,–1066,–1333,–1600,–1866 |        | Unit   | Note            |
|-------------------------------|---------|-------------------------------------|--------|--------|-----------------|
|                               |         | Min.                                | Max.   |        |                 |
| Single-ended Output Slew Rate | SRQse   | 2.5(1.75)                           | 5(5)   | V / ns | <sup>1)2)</sup> |
| Differential Output Slew Rate | SRQdiff | 5(3.5)                              | 10(12) | V / ns |                 |

1) For  $R_{ON} = R_{ZQ}/7$  settings only.

2) Background for Symbol Nomenclature: SR: Slew Rate; Q: Query Output; se: single-ended; diff: differential

## 3.6 ODT DC Impedance and Mid-Level Characteristics

Table 25 provides the ODT DC impedance and mid-level characteristics.

| TABLE 25<br>ODT DC Impedance and Mid-Level Characteristics |                                                  |                             |      |      |      |             |            |
|------------------------------------------------------------|--------------------------------------------------|-----------------------------|------|------|------|-------------|------------|
| Symbol                                                     | Description                                      | $V_{OUT}$ Condition         | Min. | Nom. | Max. | Unit        | Note       |
| $R_{TT120}$                                                | $R_{TT}$ effective = 120 $\Omega$                | $V_{IL,AC}$ and $V_{IH,AC}$ | 0.9  | 1.0  | 1.6  | $R_{ZQ}/2$  | 1)2)3)4)   |
| $R_{TT60}$                                                 | $R_{TT}$ effective = 60 $\Omega$                 |                             | 0.9  | 1.0  | 1.6  | $R_{ZQ}/4$  | 1)2)3)4)   |
| $R_{TT40}$                                                 | $R_{TT}$ effective = 40 $\Omega$                 |                             | 0.9  | 1.0  | 1.6  | $R_{ZQ}/6$  | 1)2)3)4)   |
| $R_{TT30}$                                                 | $R_{TT}$ effective = 30 $\Omega$                 |                             | 0.9  | 1.0  | 1.6  | $R_{ZQ}/8$  | 1)2)3)4)   |
| $R_{TT20}$                                                 | $R_{TT}$ effective = 20 $\Omega$                 |                             | 0.9  | 1.0  | 1.6  | $R_{ZQ}/12$ | 1)2)3)4)   |
| $\Delta V_M$                                               | Deviation of $V_M$ with respect to $V_{DDQ} / 2$ | floating                    | -5   | —    | +5   | %           | 1)2)3)4)5) |

1) With  $R_{ZQ} = 240 \Omega$ .

2) Measurement definition for  $R_{TT}$ : Apply  $V_{IH,AC}$  and  $V_{IL,AC}$  to test ball separately, then measure current  $I(V_{IH,AC})$  and  $I(V_{IL,AC})$  respectively.  
 $R_{TT} = [V_{IH,AC} - V_{IL,AC}] / [I(V_{IH,AC}) - I(V_{IL,AC})]$

3) The tolerance limits are specified after calibration with stable voltage and temperature. For the behaviour of the tolerance limits if temperature or voltage changes after calibration, see the **ODT DC Impedance Sensitivity on Temperature and Voltage Drifts**.

4) The tolerance limits are specified under the condition that  $V_{DDQ} = V_{DD}$  and that  $V_{SSQ} = V_{SS}$ .

5) Measurement Definition for  $\Delta V_M$ : Measure voltage ( $V_M$ ) at test ball (midpoint) with no load:  $\Delta V_M = (2 \times V_M / V_{DDQ} - 1) \times 100\%$

## 3.7 ODT DC Impedance Sensitivity on Temperature and Voltage Drifts

If temperature and/or voltage change after calibration, the tolerance limits widen for  $R_{TT}$  according to the following tables. The following definitions are used:

$$\Delta T = T - T \text{ (at calibration)}$$

$$\Delta V = V_{DDQ} - V_{DDQ} \text{ (at calibration)}$$

$$V_{DD} = V_{DDQ}$$

| TABLE 26<br>ODT DC Impedance after proper IO Calibration and Voltage/Temperature Drift |                                                                   |                                                                   |                       |      |
|----------------------------------------------------------------------------------------|-------------------------------------------------------------------|-------------------------------------------------------------------|-----------------------|------|
| Symbol                                                                                 | Value                                                             |                                                                   | Unit                  | Note |
|                                                                                        | Min.                                                              | Max.                                                              |                       |      |
| $R_{TT}$                                                                               | $0.9 - dR_{TT}dT \times  \Delta T  - dR_{TT}dV \times  \Delta V $ | $1.6 + dR_{TT}dT \times  \Delta T  + dR_{TT}dV \times  \Delta V $ | $R_{ZQ} / TISF_{RTT}$ | 1)   |

1)  $TISF_{RTT}$ : Termination Impedance Scaling Factor for  $R_{TT}$ :

$$TISF_{RTT} = 12 \text{ for } R_{TT020}$$

$$TISF_{RTT} = 8 \text{ for } R_{TT030}$$

$$TISF_{RTT} = 6 \text{ for } R_{TT040}$$

$$TISF_{RTT} = 4 \text{ for } R_{TT060}$$

$$TISF_{RTT} = 2 \text{ for } R_{TT120}$$

**TABLE 27**

OTD DC Impedance Sensitivity Parameters

| Symbol      | Value |      | Unit | Note |
|-------------|-------|------|------|------|
|             | Min.  | Max. |      |      |
| $dR_{TT}dT$ | 0     | 1.5  | %/°C | 1)   |
| $dR_{TT}dV$ | 0     | 0.15 | %/mV |      |

1) These parameters may not be subject to production test. They are verified by design and characterization.

## 3.8 Interface Capacitance

Definition and values for interface capacitances are provided in the following table.

**TABLE 28**  
Interface Capacitance Values

| Parameter                                                  | Symbol                  | DDR3(L)–<br>800 |      | DDR3(L)–<br>1066 |      | DDR3(L)–<br>1333 |      | DDR3(L)–<br>1600 |      | DDR3(L)–<br>1866 |      | Unit | Note     |
|------------------------------------------------------------|-------------------------|-----------------|------|------------------|------|------------------|------|------------------|------|------------------|------|------|----------|
|                                                            |                         | Min             | Max  | Min              | Max  | Min              | Max  | Min              | Max  | Min              | Max  |      |          |
| 1.35V                                                      |                         |                 |      |                  |      |                  |      |                  |      |                  |      |      |          |
| Input/Output Capacitance (DQ,DM,DQS,/DQQS)                 | C <sub>IO</sub>         | 1.5             | 2.5  | 1.5              | 2.5  | 1.5              | 2.3  | 1.2              | 2.3  | TBD              | TBD  | pF   | 1,2,3    |
| Input Capacitance (CK and /CK)                             | C <sub>CK</sub>         | 0.8             | 1.6  | 0.8              | 1.6  | 0.8              | 1.4  | 0.8              | 1.4  | 0.8              | 1.3  | pF   | 2,3      |
| Input Capacitance Delta (CK and /CK)                       | C <sub>DCK</sub>        | 0               | 0.15 | 0                | 0.15 | 0                | 0.15 | 0                | 0.15 | 0                | 0.15 | pF   | 2,3,4    |
| Input/Output Capacitance delta (DQS and /DQS)              | C <sub>DDQS</sub>       | 0               | 0.2  | 0                | 0.2  | 0                | 0.15 | 0                | 0.15 | 0                | 0.15 | pF   | 2,3,5    |
| Input Capacitance (All other input-only pins)              | C <sub>I</sub>          | 0.75            | 1.3  | 0.75             | 1.3  | 0.75             | 1.3  | 0.75             | 1.3  | TBD              | TBD  | pF   | 2,3,6    |
| Input Capacitance delta (All control input-only pins)      | C <sub>DI_CTRL</sub>    | –0.5            | 0.3  | –0.5             | 0.3  | –0.4             | 0.2  | –0.4             | 0.2  | –0.4             | 0.2  | pF   | 2,3,7,8  |
| Input Capacitance delta (All ADD and CMD input-only pins)  | C <sub>DI_ADD_CMD</sub> | –0.5            | 0.5  | –0.5             | 0.5  | –0.4             | 0.4  | –0.4             | 0.4  | –0.4             | 0.4  | pF   | 2,3,9,10 |
| Input/Output Capacitance delta (DQ,DM,DQS,/DQQS)           | C <sub>DIO</sub>        | –0.5            | 0.3  | –0.5             | 0.3  | –0.5             | 0.3  | –0.5             | 0.3  | –0.5             | 0.3  | pF   | 2,3,11   |
| Input/output capacitance of ZQ pin                         | C <sub>ZQ</sub>         | –               | 3    | –                | 3    | –                | 3    | –                | 3    | –                | 3    | pF   | 2,3,12   |
| 1.5V                                                       |                         |                 |      |                  |      |                  |      |                  |      |                  |      |      |          |
| Input/Output Capacitance (DQ,DM,DQS,/DQQS)                 | C <sub>IO</sub>         | 1.4             | 3.0  | 1.4              | 2.7  | 1.4              | 2.5  | 1.4              | 2.3  | 1.4              | 2.2  | pF   | 1,2,3    |
| Input Capacitance (CK and /CK)                             | C <sub>CK</sub>         | 0.8             | 1.6  | 0.8              | 1.6  | 0.8              | 1.4  | 0.8              | 1.4  | 0.8              | 1.3  | pF   | 2,3      |
| Input Capacitance Delta (CK and /CK)                       | C <sub>DCK</sub>        | 0               | 0.15 | 0                | 0.15 | 0                | 0.15 | 0                | 0.15 | 0                | 0.15 | pF   | 2,3,4    |
| Input/Output Capacitance delta (DQS and /DQS)              | C <sub>DDQS</sub>       | 0               | 0.2  | 0                | 0.2  | 0                | 0.15 | 0                | 0.15 | 0                | 0.15 | pF   | 2,3,5    |
| Input Capacitance (CK and /CK) (All other input-only pins) | C <sub>I</sub>          | 0.75            | 1.4  | 0.75             | 1.35 | 0.75             | 1.3  | 0.75             | 1.3  | 0.75             | 1.2  | pF   | 2,3,6    |
| Input Capacitance delta (All control input-only pins)      | C <sub>DI_CTRL</sub>    | –0.5            | 0.3  | –0.5             | 0.3  | –0.4             | 0.2  | –0.4             | 0.2  | –0.4             | 0.2  | pF   | 2,3,7,8  |
| Input Capacitance delta (All ADD and CMD input-only pins)  | C <sub>DI_ADD_CMD</sub> | –0.5            | 0.5  | –0.5             | 0.5  | –0.4             | 0.4  | –0.4             | 0.4  | –0.4             | 0.4  | pF   | 2,3,9,10 |

|                                                     |           |      |     |      |     |      |     |      |     |      |     |    |        |
|-----------------------------------------------------|-----------|------|-----|------|-----|------|-----|------|-----|------|-----|----|--------|
| Input/Output Capacitance delta<br>(DQ,DM,DQS,/DQQS) | $C_{DIO}$ | -0.5 | 0.3 | -0.5 | 0.3 | -0.5 | 0.3 | -0.5 | 0.3 | -0.5 | 0.3 | pF | 2,3,11 |
| Input/output capacitance of ZQ pin                  | $C_{ZQ}$  | –    | 3   | –    | 3   | –    | 3   | –    | 3   | –    | 3   | pF | 2,3,12 |

- 1) Although the DM signal has different function, the loading matches DQ and DQS
- 2) This parameter is not subject to production test. It is verified by design and characterization. Capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{SS}$ ,  $V_{SSQ}$  applied and all other balls floating (except the ball under test, CKE, /RESET and ODT as necessary).  $V_{DD} = V_{DDQ} = 1.35V/1.5 V$ ,  $V_{BIAS} = V_{DD}/2$  and on-die termination off
- 3) This parameter applies to monolithic devices only; stacked/dual-die devices are not covered here
- 4) Absolute value of  $C_{CK} - C_{CK\#}$
- 5) Absolute value of  $C_{IO,DQS} - C_{IO,DQS\#}$
- 6)  $C_I$  applies to ODT, /CS, CKE, A[15:0], BA[2:0], /RAS, /CAS, /WE
- 7)  $C_{DI\_CTRL}$  applies to ODT, /CS and CKE
- 8)  $C_{DI\_CTRL} = C_{I,CTRL} - 0.5 \times (C_{I,CK} + C_{I,CK\#})$
- 9)  $C_{DI\_ADD\_CMD}$  applies to A[15:0], BA[2:0], /RAS, /CAS and /WE
- 10)  $C_{DI\_ADD\_CMD} = C_{I,ADD,CMD} - 0.5 \times (C_{I,CK} + C_{I,CK\#})$
- 11)  $C_{DIO} = C_{IO,DQ,DM} - 0.5 \times (C_{IO,DQS} + C_{IO,DQS\#})$
- 12) Maximum external load capacitance on ZQ signal: 5 pF

## 3.9 Overshoot and Undershoot Specification

**TABLE 29**


AC Overshoot / Undershoot Specification for Address and Control Signals

| Parameter                                          | DDR3(L)<br>-800 | DDR3(L)<br>-1066 | DDR3(L)<br>-1333 | DDR3(L)<br>-1600 | DDR3(L)<br>-1866 | Unit          | Note |
|----------------------------------------------------|-----------------|------------------|------------------|------------------|------------------|---------------|------|
| Maximum peak amplitude allowed for overshoot area  | 0.4             | 0.4              | 0.4              | 0.4              | 0.4              | V             | 1)   |
| Maximum peak amplitude allowed for undershoot area | 0.4             | 0.4              | 0.4              | 0.4              | 0.4              | V             | 1)   |
| Maximum overshoot area above $V_{DD}$              | 0.67            | 0.5              | 0.4              | 0.33             | 0.28             | $V \times ns$ | 1)   |
| Maximum undershoot area below $V_{SS}$             | 0.67            | 0.5              | 0.4              | 0.33             | 0.28             | $V \times ns$ | 1)   |

1) Applies for the following signals: A[15:0], BA[3:0], /CS, /RAS, /CAS, /WE, CKE and ODT

**FIGURE 3**

AC Overshoot / Undershoot Definitions for Address and Control Signals



**TABLE 30**


AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Signals

| Parameter                                          | DDR3(L)<br>-800 | DDR3(L)<br>-1066 | DDR3(L)<br>-1333 | DDR3(L)<br>-1600 | DDR3(L)<br>-1866 | Unit          | Note |
|----------------------------------------------------|-----------------|------------------|------------------|------------------|------------------|---------------|------|
| Maximum peak amplitude allowed for overshoot area  | 0.4             | 0.4              | 0.4              | 0.4              | 0.4              | V             | 1)   |
| Maximum peak amplitude allowed for undershoot area | 0.4             | 0.4              | 0.4              | 0.4              | 0.4              | V             | 1)   |
| Maximum overshoot area above $V_{DDQ}$             | 0.25            | 0.19             | 0.15             | 0.13             | 0.11             | $V \times ns$ | 1)   |
| Maximum undershoot area below $V_{SSQ}$            | 0.25            | 0.19             | 0.15             | 0.13             | 0.11             | $V \times ns$ | 1)   |

1) Applies for CK, /CK, DQ, DQS, /DQS & DM

**FIGURE 4**

AC Overshoot / Undershoot Definitions for Clock, Data, Strobe and Mask Signals



## 4 Speed Bins, AC Timing and IDD

The following AC timings are provided with CK AND /CK and DQS AND /DQS differential slew rate of 2.0 V/ns. Timings are further provided for calibrated OCD drive strength under the "Reference Load for Timing Measurements" according to [Chapter 3.3](#) only.

The CK AND /CK input reference level (for timing referenced to CK AND /CK) is the point at which CK and /CK cross. The DQS AND /DQS reference level (for timing referenced to DQS AND /DQS) is the point at which DQS and /DQS cross. The output timing reference voltage level is  $V_{TT}$ .

### 4.1 Speed Bins

The following tables show DDR3(L) speed bins and relevant timing parameters. Other timing parameters are provided in the following chapter. For availability and ordering information of products for a specific speed bin, please see [Table 1](#).

#### General Notes for Speed Bins:

- The CL setting and CWL setting result in  $t_{CK,AVG,MIN}$  and  $t_{CK,AVG,MAX}$  requirements. When making a selection of  $t_{CK,AVG}$ , both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting
- $t_{CK,AVG,MIN}$  limits: Since CAS Latency is not purely analog - data and strobe output are synchronized by the DLL - all possible intermediate frequencies may not be guaranteed. An application should use the next smaller industry standard  $t_{CK,AVG}$  value (2.5, 1.875, 1.5) when calculating CL [nCK] =  $t_{AA}$  [ns] /  $t_{CK,AVG}$  [ns], rounding up to the next 'Supported CL'
- $t_{CK,AVG,MAX}$  limits: Calculate  $t_{CK,AVG} = t_{AA,MAX} / CL_{SELECTED}$  and round the resulting  $t_{CK,AVG}$  down to the next valid speed bin limit (i.e. 3.3 ns or 2.5 ns or 1.875 ns or 1.25 ns). This result is  $t_{CK,AVG,MAX}$  corresponding to

The absolute specification for all speed bins is  $T_{OPER}$  and  $V_{DD} = V_{DDQ} = 1.283V$  to  $1.45V$  or  $1.5 V \pm 0.075V$ . In addition the following general notes apply.

CLSELECTED 'Reserved' settings are not allowed. User must program a different value

- Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the tables which are not subject to Production Tests but verified by Design/Characterization
- Any DDR3(L)-1333 speed bin also supports functional operation at lower frequencies as shown in the tables which are not subject to Production Tests but verified by Design/Characterization
- Any DDR3(L)-1600 speed bin also supports functional operation at lower frequencies as shown in the tables which are not subject to Production Tests but verified by Design/Characterization

**TABLE 31**  
DDR3-800 Speed Bins

| Speed Bin                                  |        |         |          | DDR3(L)-800 |           | Unit | Notes   |
|--------------------------------------------|--------|---------|----------|-------------|-----------|------|---------|
| CL-nRCD-nRP                                |        |         |          | 6-6-6       |           |      |         |
| Parameter                                  |        | Symbol  |          | Min         | Max       |      |         |
| Internal read command to first data        |        | tAA     |          | 15          | 20        | ns   |         |
| Active to read or write delay time         |        | tRCD    |          | 15          | -         | ns   |         |
| Precharge command period                   |        | tRP     |          | 15          | -         | ns   |         |
| Active to active/auto-refresh command time |        | tRC     |          | 52.5        | -         | ns   |         |
| Active to precharge command period         |        | tRAS    |          | 37.5        | 9 * tREFI | ns   | 8       |
| Average Clock Cycle Time                   | CL = 5 | CWL = 5 | tCK(avg) | 3.0         | 3.3       | ns   | 1,2,3,4 |
|                                            | CL = 6 | CWL = 5 | tCK(avg) | 2.5         | 3.3       | ns   | 1,2,3   |
| Supported CL setting                       |        |         |          | 5, 6        |           | nCK  |         |
| Supported CWL setting                      |        |         |          | 5           |           | nCK  |         |

**TABLE 32**  
DDR3-1066 Speed Bins

| Speed Bin                                  |        |         |          | DDR3(L)-1066 |           | Unit | Notes   |
|--------------------------------------------|--------|---------|----------|--------------|-----------|------|---------|
| CL-nRCD-nRP                                |        |         |          | 7-7-7        |           |      |         |
| Parameter                                  |        | Symbol  |          | Min          | Max       |      |         |
| Internal read command to first data        |        | tAA     |          | 13.125       | 20        | ns   |         |
| Active to read or write delay time         |        | tRCD    |          | 13.125       | -         | ns   |         |
| Precharge command period                   |        | tRP     |          | 13.125       | -         | ns   |         |
| Active to active/auto-refresh command time |        | tRC     |          | 50.625       | -         | ns   |         |
| Active to precharge command period         |        | tRAS    |          | 37.5         | 9 * tREFI | ns   | 8       |
| Average Clock Cycle Time                   | CL = 5 | CWL = 5 | tCK(avg) | 3.0          | 3.3       | ns   | 1,2,3,5 |
|                                            |        | CWL = 6 | tCK(avg) | Reserved     | Reserved  | ns   | 4       |
|                                            | CL = 6 | CWL = 5 | tCK(avg) | 2.5          | 3.3       | ns   | 1,2,3,5 |
|                                            |        | CWL = 6 | tCK(avg) | Reserved     | Reserved  | ns   | 4       |
|                                            | CL = 7 | CWL = 5 | tCK(avg) | Reserved     | Reserved  | ns   | 4       |
|                                            |        | CWL = 6 | tCK(avg) | 1.875        | < 2.5     | ns   | 1,2,3   |
|                                            | CL = 8 | CWL = 5 | tCK(avg) | Reserved     | Reserved  | ns   | 4       |
|                                            |        | CWL = 6 | tCK(avg) | 1.875        | < 2.5     | ns   | 1,2,3   |
| Supported CL setting                       |        |         |          | 5, 6, 7, 8   |           | nCK  |         |
| Supported CWL setting                      |        |         |          | 5, 6         |           | nCK  |         |

**TABLE 33**

DDR3(L)-1333 Speed Bins

| Speed Bin                                  |         |            |                  | DDR3(L)-1333      |          | Unit | Notes   |
|--------------------------------------------|---------|------------|------------------|-------------------|----------|------|---------|
| CL-nRCD-nRP                                |         |            |                  | 9-9-9             |          |      |         |
| Parameter                                  |         | Symbol     | Min              | Max               |          |      |         |
| Internal read command to first data        |         | tAA        | 13.5<br>(13.125) | 20                | ns       | 9    |         |
| Active to read or write delay time         |         | tRCD       | 13.5<br>(13.125) | -                 | ns       | 9    |         |
| Precharge command period                   |         | tRP        | 13.5<br>(13.125) | -                 | ns       | 9    |         |
| Active to active/auto-refresh command time |         | tRC        | 49.5<br>(49.125) | -                 | ns       | 9    |         |
| Active to precharge command period         |         | tRAS       | 36               | 9 * tREFI         | ns       | 8    |         |
| Average Clock<br>Cycle Time                | CL = 5  | CWL = 5    | tCK(avg)         | 3.0               | 3.3      | ns   | 1,2,3,6 |
|                                            |         | CWL = 6,7  | tCK(avg)         | Reserved          | Reserved | ns   | 4       |
|                                            | CL = 6  | CWL = 5    | tCK(avg)         | 2.5               | 3.3      | ns   | 1,2,3,6 |
|                                            |         | CWL = 6    | tCK(avg)         | Reserved          | Reserved | ns   | 4       |
|                                            |         | CWL = 7    | tCK(avg)         | Reserved          | Reserved | ns   | 4       |
|                                            | CL = 7  | CWL = 5    | tCK(avg)         | Reserved          | Reserved | ns   | 4       |
|                                            |         | CWL = 6    | tCK(avg)         | 1.875             | < 2.5    | ns   | 1,2,3,6 |
|                                            |         | CWL = 7    | tCK(avg)         | Reserved          | Reserved | ns   | 4       |
|                                            | CL = 8  | CWL = 5    | tCK(avg)         | Reserved          | Reserved | ns   | 4       |
|                                            |         | CWL = 6    | tCK(avg)         | 1.875             | < 2.5    | ns   | 1,2,3,6 |
|                                            |         | CWL = 7    | tCK(avg)         | Reserved          | Reserved | ns   | 4       |
|                                            | CL = 9  | CWL = 5, 6 | tCK(avg)         | Reserved          | Reserved | ns   | 4       |
|                                            |         | CWL = 7    | tCK(avg)         | 1.5               | < 1.875  | ns   | 1,2,3   |
|                                            | CL = 10 | CWL = 5, 6 | tCK(avg)         | Reserved          | Reserved | ns   | 4       |
|                                            |         | CWL = 7    | tCK(avg)         | 1.5               | < 1.875  | ns   | 1,2,3   |
| Supported CL setting                       |         |            |                  | 5, 6, 7, 8, 9, 10 |          | nCK  |         |
| Supported CWL setting                      |         |            |                  | 5, 6, 7           |          | nCK  |         |

**TABLE 34**  
DDR3(L)-1600 Speed Bins

| Speed Bin                                  |         |              |          | DDR3(L)-1600         |           | Unit | Notes   |
|--------------------------------------------|---------|--------------|----------|----------------------|-----------|------|---------|
| CL-nRCD-nRP                                |         |              |          | 11-11-11             |           |      |         |
| Parameter                                  |         | Symbol       |          | Min                  | Max       |      |         |
| Internal read command to first data        |         | tAA          |          | 13.75<br>(13.125)    | 20        | ns   | 9       |
| Active to read or write delay time         |         | tRCD         |          | 13.75<br>(13.125)    | -         | ns   | 9       |
| Precharge command period                   |         | tRP          |          | 13.75<br>(13.125)    | -         | ns   | 9       |
| Active to active/auto-refresh command time |         | tRC          |          | 48.75<br>(48.125)    | -         | ns   | 9       |
| Active to precharge command period         |         | tRAS         |          | 35                   | 9 * tREFI | ns   | 8       |
| Average Clock<br>Cycle Time                | CL = 5  | CWL = 5      | tCK(avg) | 3.0                  | 3.3       | ns   | 1,2,3,7 |
|                                            |         | CWL = 6,7    | tCK(avg) | Reserved             | Reserved  | ns   | 4       |
|                                            | CL = 6  | CWL = 5      | tCK(avg) | 2.5                  | 3.3       | ns   | 1,2,3,7 |
|                                            |         | CWL = 6      | tCK(avg) | Reserved             | Reserved  | ns   | 4       |
|                                            |         | CWL = 7      | tCK(avg) | Reserved             | Reserved  | ns   | 4       |
|                                            | CL = 7  | CWL = 5      | tCK(avg) | Reserved             | Reserved  | ns   | 4       |
|                                            |         | CWL = 6      | tCK(avg) | 1.875                | < 2.5     | ns   | 1,2,3,7 |
|                                            |         | CWL = 7      | tCK(avg) | Reserved             | Reserved  | ns   | 4       |
|                                            | CL = 8  | CWL = 5      | tCK(avg) | Reserved             | Reserved  | ns   | 4       |
|                                            |         | CWL = 6      | tCK(avg) | 1.875                | < 2.5     | ns   | 1,2,3,7 |
|                                            |         | CWL = 7      | tCK(avg) | Reserved             | Reserved  | ns   | 4       |
|                                            | CL = 9  | CWL = 5, 6   | tCK(avg) | Reserved             | Reserved  | ns   | 4       |
|                                            |         | CWL = 7      | tCK(avg) | 1.5                  | < 1.875   | ns   | 1,2,3,7 |
|                                            | CL = 10 | CWL = 5, 6   | tCK(avg) | Reserved             | Reserved  | ns   | 4       |
|                                            |         | CWL = 7      | tCK(avg) | 1.5                  | < 1.875   | ns   | 1,2,3,7 |
|                                            |         | CWL = 8      | tCK(avg) | Reserved             | Reserved  | ns   | 4       |
|                                            | CL = 11 | CWL = 5, 6,7 | tCK(avg) | Reserved             | Reserved  | ns   | 4       |
|                                            |         | CWL = 8      | tCK(avg) | 1.25                 | < 1.5     | ns   | 1,2,3   |
| Supported CL setting                       |         |              |          | 5, 6, 7, 8, 9, 10,11 |           | nCK  |         |
| Supported CWL setting                      |         |              |          | 5, 6, 7, 8           |           | nCK  |         |

**TABLE 35**  
DDR3-1866 Speed Bins

| Speed Bin                                  |         |                |          | DDR3(L)-1866            |           | Unit | Notes   |
|--------------------------------------------|---------|----------------|----------|-------------------------|-----------|------|---------|
| CL-nRCD-nRP                                |         |                |          | 13-13-13                |           |      |         |
| Parameter                                  |         | Symbol         |          | Min                     | Max       |      |         |
| Internal read command to first data        |         | tAA            |          | 13.91<br>(13.125)       | 20        | ns   | 11      |
| Active to read or write delay time         |         | tRCD           |          | 13.91<br>(13.125)       | -         | ns   | 11      |
| Precharge command period                   |         | tRP            |          | 13.91<br>(13.125)       | -         | ns   | 11      |
| Active to active/auto-refresh command time |         | tRC            |          | 47.91<br>(47.125)       | -         | ns   | 11      |
| Active to precharge command period         |         | tRAS           |          | 34                      | 9 * tREFI | ns   | 9       |
| Average Clock<br>Cycle Time                | CL = 5  | CWL = 5        | tCK(avg) | 3.0                     | 3.3       | ns   | 1,2,3,8 |
|                                            |         | CWL = 6,7      | tCK(avg) | Reserved                | Reserved  | ns   | 4       |
|                                            | CL = 6  | CWL = 5        | tCK(avg) | 2.5                     | 3.3       | ns   | 1,2,3,8 |
|                                            |         | CWL = 6        | tCK(avg) | Reserved                | Reserved  | ns   | 4       |
|                                            |         | CWL = 7        | tCK(avg) | Reserved                | Reserved  | ns   | 4       |
|                                            | CL = 7  | CWL = 5        | tCK(avg) | Reserved                | Reserved  | ns   | 4       |
|                                            |         | CWL = 6        | tCK(avg) | 1.875                   | 2.5       | ns   | 1,2,3,8 |
|                                            |         | CWL = 7        | tCK(avg) | Reserved                | Reserved  | ns   | 1,2,3,8 |
|                                            | CL = 8  | CWL = 5        | tCK(avg) | Reserved                | Reserved  | ns   | 4       |
|                                            |         | CWL = 6        | tCK(avg) | 1.875                   | 2.5       | ns   | 1,2,3,8 |
|                                            |         | CWL = 7        | tCK(avg) | Reserved                | Reserved  | ns   | 4       |
|                                            | CL = 9  | CWL = 5, 6     | tCK(avg) | Reserved                | Reserved  | ns   | 4       |
|                                            |         | CWL = 7        | tCK(avg) | 1.5                     | 1.875     | ns   | 1,2,3,8 |
|                                            | CL = 10 | CWL = 5, 6     | tCK(avg) | Reserved                | Reserved  | ns   | 4       |
|                                            |         | CWL = 7        | tCK(avg) | 1.5                     | 1.875     | ns   | 1,2,3,8 |
|                                            |         | CWL = 8        | tCK(avg) | Reserved                | Reserved  | ns   | 4       |
|                                            | CL = 11 | CWL = 5, 6,7   | tCK(avg) | Reserved                | Reserved  | ns   | 4       |
|                                            |         | CWL = 8        | tCK(avg) | 1.25                    | 1.5       | ns   | 1,2,3,8 |
|                                            | CL = 12 | CWL = 5, 6,7,8 | tCK(avg) | Reserved                | Reserved  | ns   | 4       |
|                                            |         | CWL = 9        | tCK(avg) | Reserved                | Reserved  | ns   | 4       |
|                                            | CL = 13 | CWL = 5, 6,7,8 | tCK(avg) | Reserved                | Reserved  | ns   | 4       |
|                                            |         | CWL = 9        | tCK(avg) | 1.07                    | 1.25      | ns   | 1,2,3   |
| Supported CL setting                       |         |                |          | 5, 6, 7, 8, 9, 10,11,13 |           | nCK  |         |
| Supported CWL setting                      |         |                |          | 5, 6, 7, 8, 9           |           | nCK  |         |

NOTE :

1. The CL setting and CWL setting result in tCK(avg) Min and tCK(avg) Max requirements. When making a selection of tCK(avg), both need to be fulfilled: Requirements from CL setting as well as requirements from CWL setting.
2. tCK(avg) Min limits: Since CAS Latency is not purely analog - data and strobe output are synchronized by the DLL - all possible intermediate frequencies may not be guaranteed. An application should use the next smaller JEDEC standard tCK(avg) value (2.5, 1.875, 1.5, or 1.25 ns) when calculating  $CL [nCK] = tAA [ns] / tCK(avg) [ns]$ , rounding up to the next "Supported CL".
3. tCK(avg) Max limits: Calculate  $tCK(avg) = tAA Max / CL Selected$  and round the resulting tCK(avg) down to the next valid speed bin (i.e. 3.3ns or 2.5ns or 1.875 ns or 1.25 ns). This result is tCK(avg) Max corresponding to CL selected.
4. "Reserved" settings are not allowed. User must program a different value.
5. Any DDR3-1066 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
6. Any DDR3(L)-1333 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
7. Any DDR3(L)-1600 speed bin also supports functional operation at lower frequencies as shown in the table which are not subject to production tests but verified by design/characterization.
8. tREFI depends on operating case temperature (Tc).
9. For devices supporting optional downshift to CL=7 and CL=9, tAA/tRCD/tRP min must be 13.125 ns or lower. SPD settings must be programmed to match. For example, DDR3-1333(CL9) devices supporting downshift to DDR3-1066(CL7) should program 13.125 ns in SPD bytes for tAAmin (Byte 16), tRCDmin (Byte 18), and tRPmin (Byte 20). DDR3-1600(CL11) devices supporting downshift to DDR3-1333(CL9) or DDR3-1066(CL7) should program 13.125 ns in SPD bytes for tAAmin (Byte16), tRCDmin (Byte 18), and tRPmin (Byte 20).-DDR3-1600 devices supporting down binning to DDR3-1333 or DDR3-1066 should program 13.125ns in SPD byte for tAAmin (Byte 16), tRCDmin (Byte 18) and tRPmin(Byte 20). Once tRP (Byte 20) is programmed to 13.125ns, tRCmin (Byte 21,23) also should be programmed accordingly. For example, 49.125ns, (tRASmin + tRPmin = 36ns + 13.125ns) for DDR3-1333 and 48.125ns (tRASmin + tRPmin = 35ns + 13.125ns) for DDR3-1600.

## 4.2 AC Timing Characteristics

( VDD = 1.283V to 1.45V or 1.5 V  $\pm$  0.075V; VDDQ = 1.283V to 1.45V or 1.5 V  $\pm$  0.075V )

**TABLE 36**  
AC Timing parameters

| Parameter                                                     | Symbol                  | DDR3(L)-800             |      | DDR3(L)-1066 |      | Unit          | Note  |
|---------------------------------------------------------------|-------------------------|-------------------------|------|--------------|------|---------------|-------|
|                                                               |                         | Min                     | Max  | Min          | Max  |               |       |
| Average clock cycle time                                      | $t_{CK}(avg)$           | Please refer Speed Bins |      |              |      | ps            |       |
| Minimum clock cycle time (DLL-off mode)                       | $t_{CK}$<br>(DLL-off)   | 8                       | -    | 8            | -    | ns            | 6     |
| Average CK high level width                                   | $t_{CH}(avg)$           | 0.47                    | 0.53 | 0.47         | 0.53 | $t_{CK}(avg)$ |       |
| Average CK low level width                                    | $t_{CL}(avg)$           | 0.47                    | 0.53 | 0.47         | 0.53 | $t_{CK}(avg)$ |       |
| Active Bank A to Active Bank B command period                 | $t_{RRD}$               | 10                      | -    | 10           | -    | ns            |       |
|                                                               |                         | 4                       | -    | 4            | -    | nCK           |       |
| Four activate window                                          | $t_{FAW}$               | 50                      | -    | 50           | -    | ns            |       |
| Address and Control input hold time (VIH/VIL (DC100) levels)  | $t_{IH}(base)$<br>DC100 | 275                     | -    | 200          | -    | ps            | 16    |
| Address and Control input setup time (VIH/VIL (AC175) levels) | $t_{IS}(base)$<br>AC175 | 200                     | -    | 125          | -    | ps            | 16    |
| Address and Control input setup time (VIH/VIL (AC150) levels) | $t_{IS}(base)$<br>AC150 | 350                     | -    | 275          | -    | ps            | 16,24 |
| DQ and DM input hold time (VIH/VIL (DC100) levels)            | $t_{DH}(base)$<br>DC100 | 150                     | -    | 100          | -    | ps            | 17    |
| DQ and DM input setup time (VIH/VIL (AC175) levels)           | $t_{DS}(base)$<br>AC175 | 75                      | -    | 25           | -    | ps            | 17    |
| DQ and DM input setup time (VIH/VIL (AC150) levels)           | $t_{DS}(base)$<br>AC150 | 125                     | -    | 75           | -    | ps            | 17    |
| Control and Address Input pulse width for each input          | $t_{IPW}$               | 900                     | -    | 780          | -    | ps            | 25    |
| DQ and DM Input pulse width for each input                    | $t_{DIPW}$              | 600                     | -    | 490          | -    | ps            | 25    |
| DQ high impedance time                                        | $t_{HZ}(DQ)$            | -                       | 400  | -            | 300  | ps            | 13,14 |
| DQ low impedance time                                         | $t_{LZ}(DQ)$            | -800                    | 400  | -600         | 300  | ps            | 13,14 |
| DQS, DQS high impedance time (RL + BL/2 reference)            | $t_{HZ}(DQS)$           | -                       | 400  | -            | 300  | ps            | 13,14 |
| DQS, DQS low impedance time (RL - 1 reference)                | $t_{LZ}(DQS)$           | -800                    | 400  | -600         | 300  | ps            | 13,14 |
| DQS, DQS to DQ Skew, per group, per access                    | $t_{DQSQ}$              | -                       | 200  | -            | 150  | ps            | 12,13 |
| CAS to CAS command delay                                      | $t_{CCD}$               | 4                       | -    | 4            | -    | nCK           |       |
| DQ output hold time from DQS, DQS                             | $t_{QH}$                | 0.38                    | -    | 0.38         | -    | $t_{CK}(avg)$ | 12,13 |
| DQS, DQS rising edge output access time from rising CK, CK    | $t_{DQSCK}$             | -400                    | 400  | -300         | 300  | ps            | 12,13 |
| DQS latching rising transitions to associated clock edges     | $t_{DQSS}$              | -0.25                   | 0.25 | -0.25        | 0.25 | $t_{CK}(avg)$ |       |
| DQS falling edge hold time from rising CK                     | $t_{DSH}$               | 0.2                     | -    | 0.2          | -    | $t_{CK}(avg)$ | 29    |

| Parameter                                                            | Symbol                 | DDR3(L)-800                                            |      | DDR3(L)-1066                  |      | Unit                  | Note  |
|----------------------------------------------------------------------|------------------------|--------------------------------------------------------|------|-------------------------------|------|-----------------------|-------|
|                                                                      |                        | Min                                                    | Max  | Min                           | Max  |                       |       |
| DQS falling edge setup time to rising CK                             | t <sub>DSS</sub>       | 0.2                                                    | -    | 0.2                           | -    | t <sub>CK</sub> (avg) | 29    |
| DQS input high pulse width                                           | t <sub>DQSH</sub>      | 0.45                                                   | 0.55 | 0.45                          | 0.55 | t <sub>CK</sub> (avg) | 27,28 |
| DQS input low pulse width                                            | t <sub>DQSL</sub>      | 0.45                                                   | 0.55 | 0.45                          | 0.55 | t <sub>CK</sub> (avg) | 26,28 |
| DQS output high time                                                 | t <sub>QSH</sub>       | 0.38                                                   | -    | 0.38                          | -    | t <sub>CK</sub> (avg) | 12,13 |
| DQS output low time                                                  | t <sub>QSL</sub>       | 0.38                                                   | -    | 0.38                          | -    | t <sub>CK</sub> (avg) | 12,13 |
| Mode register set command cycle time                                 | t <sub>MRD</sub>       | 4                                                      | -    | 4                             | -    | nCK                   |       |
| Mode register set command update delay                               | t <sub>MOD</sub>       | 15                                                     | -    | 15                            | -    | ns                    |       |
|                                                                      |                        | 12                                                     | -    | 12                            | -    | nCK                   |       |
| Read preamble time                                                   | t <sub>RPRE</sub>      | 0.9                                                    | -    | 0.9                           | -    | t <sub>CK</sub> (avg) | 13,19 |
| Read postamble time                                                  | t <sub>RPST</sub>      | 0.3                                                    | -    | 0.3                           | -    | t <sub>CK</sub> (avg) | 11,13 |
| Write preamble time                                                  | t <sub>WPRE</sub>      | 0.9                                                    | -    | 0.9                           | -    | t <sub>CK</sub> (avg) | 1     |
| Write postamble time                                                 | t <sub>WPST</sub>      | 0.3                                                    | -    | 0.3                           | -    | t <sub>CK</sub> (avg) | 1     |
| Write recovery time                                                  | t <sub>WR</sub>        | 15                                                     | -    | 15                            | -    | ns                    |       |
| Auto precharge write recovery + Precharge time                       | t <sub>DAL</sub> (min) | WR + roundup [t <sub>RP</sub> / t <sub>CK</sub> (avg)] |      |                               |      | nCK                   |       |
| Multi-purpose register recovery time                                 | t <sub>MPRR</sub>      | 1                                                      | -    | 1                             | -    | nCK                   | 22    |
| Internal write to read command delay                                 | t <sub>WTR</sub>       | 7.5                                                    | -    | 7.5                           | -    | ns                    | 18    |
|                                                                      |                        | 4                                                      | -    | 4                             | -    | nCK                   | 18    |
| Internal read to precharge command delay                             | t <sub>RTP</sub>       | 7.5                                                    | -    | 7.5                           | -    | ns                    |       |
|                                                                      |                        | 4                                                      | -    | 4                             | -    | nCK                   |       |
| Minimum CKE low width for Self-refresh entry to exit timing          | t <sub>CKESR</sub>     | t <sub>CKE</sub> (min) + 1nCK                          | -    | t <sub>CKE</sub> (min) + 1nCK | -    |                       |       |
| Valid clock requirement after Self-refresh entry or Power-down entry | t <sub>CKSRE</sub>     | 10                                                     | -    | 10                            | -    | ns                    |       |
|                                                                      |                        | 5                                                      | -    | 5                             | -    | nCK                   |       |
| Valid clock requirement before Self-refresh exit or Power-down exit  | t <sub>CKSRX</sub>     | 10                                                     | -    | 10                            | -    | ns                    |       |
|                                                                      |                        | 5                                                      | -    | 5                             | -    | nCK                   |       |
| Exit Self-refresh to commands not requiring a locked DLL             | t <sub>XS</sub>        | t <sub>RFC</sub> (min) + 10                            | -    | t <sub>RFC</sub> (min) + 10   | -    | ns                    |       |
|                                                                      |                        | 5                                                      | -    | 5                             | -    | nCK                   |       |
| Exit Self-refresh to commands requiring a locked DLL                 | t <sub>XSDLL</sub>     | t <sub>DLLK</sub> (min)                                | -    | t <sub>DLLK</sub> (min)       | -    | nCK                   |       |
| Auto-refresh to Active/Auto-refresh command time                     | t <sub>RFC</sub>       | 260                                                    | -    | 260                           | -    | ns                    |       |
| Average Periodic Refresh Interval 0°C ≤ T <sub>c</sub> ≤ +85°C       | t <sub>REFI</sub>      | -                                                      | 7.8  | -                             | 7.8  | μs                    |       |
| Average Periodic Refresh Interval +85°C < T <sub>c</sub> ≤ +95°C     | t <sub>REFI</sub>      | -                                                      | 3.9  | -                             | 3.9  | μs                    |       |
| CKE minimum high and low pulse width                                 | t <sub>CKE</sub>       | 7.5                                                    | -    | 5.625                         | -    | ns                    |       |
|                                                                      |                        | 3                                                      | -    | 3                             | -    | nCK                   |       |

| Parameter                                                                                                                          | Symbol             | DDR3(L)-800             |                    | DDR3(L)-1066        |                    | Unit     | Note  |
|------------------------------------------------------------------------------------------------------------------------------------|--------------------|-------------------------|--------------------|---------------------|--------------------|----------|-------|
|                                                                                                                                    |                    | Min                     | Max                | Min                 | Max                |          |       |
| Exit reset from CKE high to a valid command                                                                                        | $t_{XPR}$          | $t_{RFC(min)} + 10$     | -                  | $t_{RFC(min)} + 10$ | -                  | ns       |       |
|                                                                                                                                    |                    | 5                       | -                  | 5                   | -                  | nCK      |       |
| DLL locking time                                                                                                                   | $t_{DLLK}$         | 512                     | -                  | 512                 | -                  | nCK      |       |
| Power-down entry to exit time                                                                                                      | $t_{PD}$           | $t_{CKE(min)}$          | $9 \cdot t_{REFI}$ | $t_{CKE(min)}$      | $9 \cdot t_{REFI}$ |          | 15    |
| Exit precharge power-down with DLL frozen to commands requiring a locked DLL                                                       | $t_{XPDLL}$        | 24                      | -                  | 24                  | -                  | ns       | 2     |
|                                                                                                                                    |                    | 10                      | -                  | 10                  | -                  | nCK      | 2     |
| Exit power-down with DLL on to any valid command; Exit precharge power-down with DLL frozen to commands not requiring a locked DLL | $t_{XP}$           | 7.5                     | -                  | 7.5                 | -                  | ns       |       |
|                                                                                                                                    |                    | 3                       | -                  | 3                   | -                  | nCK      |       |
| Command pass disable delay                                                                                                         | $t_{CPDED}$        | 1                       | -                  | 1                   | -                  | nCK      |       |
| Timing of ACT command to Power-down entry                                                                                          | $t_{ACTPDEN}$      | 1                       | -                  | 1                   | -                  | nCK      | 20    |
| Timing of PRE command to Power-down entry                                                                                          | $t_{PRPDEN}$       | 1                       | -                  | 1                   | -                  | nCK      | 20    |
| Timing of RD/RDA command to Power-down entry                                                                                       | $t_{RDPDEN}$       | RL+4+1                  | -                  | RL+4+1              | -                  | nCK      |       |
| Timing of WR command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)                                                                  | $t_{WRPDEN (min)}$ | WL + 4 + [tWR/tCK(avg)] |                    |                     |                    | nCK      | 9     |
| Timing of WR command to Power-down entry (BC4MRS)                                                                                  | $t_{WRPDEN (min)}$ | WL + 2 + [tWR/tCK(avg)] |                    |                     |                    | nCK      | 9     |
| Timing of WRA command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)                                                                 | $t_{WRAPDEN}$      | WL+4+WR+1               | -                  | WL+4+WR+1           | -                  | nCK      | 10    |
| Timing of WRA command to Power-down entry (BC4MRS)                                                                                 | $t_{WRAPDEN}$      | WL+2+WR+1               | -                  | WL+2+WR+1           | -                  | nCK      | 10    |
| Timing of REF command to Power-down entry                                                                                          | $t_{REFPDEN}$      | 1                       | -                  | 1                   | -                  | nCK      | 20,21 |
| Timing of MRS command to Power-down entry                                                                                          | $t_{MRSPDEN}$      | $t_{MOD (min)}$         | -                  | $t_{MOD (min)}$     | -                  |          |       |
| RTT turn-on                                                                                                                        | $t_{AON}$          | -400                    | 400                | -300                | 300                | ps       | 7     |
| Asynchronous RTT turn-on delay (Power-down with DLL frozen)                                                                        | $t_{AONPD}$        | 2                       | 8.5                | 2                   | 8.5                | ns       |       |
| RTT_Nom and RTT_WR turn-off time from ODTLoff reference                                                                            | $t_{AOF}$          | 0.3                     | 0.7                | 0.3                 | 0.7                | tck(avg) | 8     |
| Asynchronous RTT turn-off delay (Power-down with DLL frozen)                                                                       | $t_{AOFPD}$        | 2                       | 8.5                | 2                   | 8.5                | ns       |       |
| ODT high time without write command or with write command and BC4                                                                  | ODTH4              | 4                       | -                  | 4                   | -                  | nCK      |       |
| ODT high time with Write command and BL8                                                                                           | ODTH8              | 6                       | -                  | 6                   | -                  | nCK      |       |
| RTT dynamic change skew                                                                                                            | $t_{ADC}$          | 0.3                     | 0.7                | 0.3                 | 0.7                | tck(avg) |       |
| Power-up and reset calibration time                                                                                                | $t_{ZQinit}$       | 512                     | -                  | 512                 | -                  | nCK      |       |

| Parameter                                                                         | Symbol             | DDR3(L)-800                                                                                                                |                                    | DDR3(L)-1066                       |                                    | Unit          | Note |
|-----------------------------------------------------------------------------------|--------------------|----------------------------------------------------------------------------------------------------------------------------|------------------------------------|------------------------------------|------------------------------------|---------------|------|
|                                                                                   |                    | Min                                                                                                                        | Max                                | Min                                | Max                                |               |      |
| Normal operation full calibration time                                            | $t_{ZQoper}$       | 256                                                                                                                        | -                                  | 256                                | -                                  | nCK           |      |
| Normal operation short calibration time                                           | $t_{ZQCS}$         | 64                                                                                                                         | -                                  | 64                                 | -                                  | nCK           | 23   |
| First DQS pulse rising edge after write leveling mode is programmed               | $t_{WLMRD}$        | 40                                                                                                                         | -                                  | 40                                 | -                                  | nCK           | 3    |
| DQS, DQS delay after write leveling mode is pro-grammed                           | $t_{WLDQSEN}$      | 25                                                                                                                         | -                                  | 25                                 | -                                  | nCK           | 3    |
| Write leveling setup time from rising CK, CK crossing to rising DQS, DQS crossing | $t_{WLS}$          | 325                                                                                                                        | -                                  | 245                                | -                                  | ps            |      |
| Write leveling hold time from rising DQS, DQS crossing to rising CK, CK crossing  | $t_{WLH}$          | 325                                                                                                                        | -                                  | 245                                | -                                  | ps            |      |
| Write leveling output delay                                                       | $t_{WLO}$          | 0                                                                                                                          | 9                                  | 0                                  | 9                                  | ns            |      |
| Write leveling output error                                                       | $t_{WLOE}$         | 0                                                                                                                          | 2                                  | 0                                  | 2                                  | ns            |      |
| Absolute clock period                                                             | $t_{CK(abs)}$      | $t_{CK(avg)min} + t_{JIT(per)min}$                                                                                         | $t_{CK(avg)max} + t_{JIT(per)max}$ | $t_{CK(avg)min} + t_{JIT(per)min}$ | $t_{CK(avg)max} + t_{JIT(per)max}$ | ps            |      |
| Absolute clock high pulse width                                                   | $t_{CH(abs)}$      | 0.43                                                                                                                       | -                                  | 0.43                               | -                                  | $t_{CK(avg)}$ | 30   |
| Absolute clock low pulse width                                                    | $t_{CL(abs)}$      | 0.43                                                                                                                       | -                                  | 0.43                               | -                                  | $t_{CK(avg)}$ | 31   |
| Clock period jitter                                                               | $t_{JIT(per)}$     | -100                                                                                                                       | 100                                | -90                                | 90                                 | ps            |      |
| Clock period jitter during DLL locking period                                     | $t_{JIT(per,lck)}$ | -90                                                                                                                        | 90                                 | -80                                | 80                                 | ps            |      |
| Cycle to cycle period jitter                                                      | $t_{JIT(cc)}$      | -                                                                                                                          | 200                                | -                                  | 180                                | ps            |      |
| Cycle to cycle period jitter during DLL locking period                            | $t_{JIT(cc,lck)}$  | -                                                                                                                          | 180                                | -                                  | 160                                | ps            |      |
| Cumulative error across 2 cycles                                                  | $t_{ERR(2per)}$    | -147                                                                                                                       | 147                                | -132                               | 132                                | ps            |      |
| Cumulative error across 3 cycles                                                  | $t_{ERR(3per)}$    | -175                                                                                                                       | 175                                | -157                               | 157                                | ps            |      |
| Cumulative error across 4 cycles                                                  | $t_{ERR(4per)}$    | -194                                                                                                                       | 194                                | -175                               | 175                                | ps            |      |
| Cumulative error across 5 cycles                                                  | $t_{ERR(5per)}$    | -209                                                                                                                       | 209                                | -188                               | 188                                | ps            |      |
| Cumulative error across 6 cycles                                                  | $t_{ERR(6per)}$    | -222                                                                                                                       | 222                                | -200                               | 200                                | ps            |      |
| Cumulative error across 7 cycles                                                  | $t_{ERR(7per)}$    | -232                                                                                                                       | 232                                | -209                               | 209                                | ps            |      |
| Cumulative error across 8 cycles                                                  | $t_{ERR(8per)}$    | -241                                                                                                                       | 241                                | -217                               | 217                                | ps            |      |
| Cumulative error across 9 cycles                                                  | $t_{ERR(9per)}$    | -249                                                                                                                       | 249                                | -224                               | 224                                | ps            |      |
| Cumulative error across 10 cycles                                                 | $t_{ERR(10per)}$   | -257                                                                                                                       | 257                                | -231                               | 231                                | ps            |      |
| Cumulative error across 11 cycles                                                 | $t_{ERR(11per)}$   | -263                                                                                                                       | 263                                | -237                               | 237                                | ps            |      |
| Cumulative error across 12 cycles                                                 | $t_{ERR(12per)}$   | -269                                                                                                                       | 269                                | -242                               | 242                                | ps            |      |
| Cumulative error across n = 13,14,...49,50 cycles                                 | $t_{ERR(nper)}$    | $t_{ERR(nper)min} = (1 + 0.68\ln(n)) \cdot t_{JIT(per)min}$<br>$t_{ERR(nper)max} = (1 + 0.68\ln(n)) \cdot t_{JIT(per)max}$ |                                    |                                    |                                    | ps            | 32   |

| Parameter                                                     | Symbol               | DDR3(L)-1333            |      | DDR3(L)-1600 |      | Unit          | Note  |
|---------------------------------------------------------------|----------------------|-------------------------|------|--------------|------|---------------|-------|
|                                                               |                      | Min                     | Max  | Min          | Max  |               |       |
| Average clock cycle time                                      | $t_{CK}(avg)$        | Please refer Speed Bins |      |              |      | ps            |       |
| Minimum clock cycle time (DLL-off mode)                       | $t_{CK}(DLL-off)$    | 8                       | -    | 8            | -    | ns            | 6     |
| Average CK high level width                                   | $t_{CH}(avg)$        | 0.47                    | 0.53 | 0.47         | 0.53 | $t_{CK}(avg)$ |       |
| Average CK low level width                                    | $t_{CL}(avg)$        | 0.47                    | 0.53 | 0.47         | 0.53 | $t_{CK}(avg)$ |       |
| Active Bank A to Active Bank B command period                 | $t_{RRD}$            | 7.5                     | -    | 7.5          | -    | ns            |       |
|                                                               |                      | 4                       | -    | 4            | -    | nCK           |       |
| Four activate window                                          | $t_{FAW}$            | 45                      | -    | 40           | -    | ns            |       |
| Address and Control input hold time (VIH/VIL (DC100) levels)  | $t_{IH}(base) DC100$ | 140                     | -    | 120          | -    | ps            | 16    |
| Address and Control input setup time (VIH/VIL (AC175) levels) | $t_{IS}(base) AC175$ | 65                      | -    | 45           | -    | ps            | 16    |
| Address and Control input setup time (VIH/VIL (AC150) levels) | $t_{IS}(base) AC150$ | 190                     | -    | 170          | -    | ps            | 16,24 |
| DQ and DM input hold time (VIH/VIL (DC100) levels)            | $t_{DH}(base) DC100$ | 65                      | -    | 45           | -    | ps            | 17    |
| DQ and DM input setup time (VIH/VIL (AC175) levels)           | $t_{DS}(base) AC175$ | -                       | -    | -            | -    | ps            | 17    |
| DQ and DM input setup time (VIH/VIL (AC150) levels)           | $t_{DS}(base) AC150$ | 30                      | -    | 10           | -    | ps            | 17    |
| Control and Address Input pulse width for each input          | $t_{IPW}$            | 620                     | -    | 560          | -    | ps            | 25    |
| DQ and DM Input pulse width for each input                    | $t_{DIPW}$           | 400                     | -    | 360          | -    | ps            | 25    |
| DQ high impedance time                                        | $t_{HZ}(DQ)$         | -                       | 250  | -            | 225  | ps            | 13,14 |
| DQ low impedance time                                         | $t_{LZ}(DQ)$         | -500                    | 250  | -450         | 225  | ps            | 13,14 |
| DQS, DQS high impedance time (RL + BL/2 reference)            | $t_{HZ}(DQS)$        | -                       | 250  | -            | 225  | ps            | 13,14 |
| DQS, DQS low impedance time (RL - 1 reference)                | $t_{LZ}(DQS)$        | -500                    | 250  | -450         | 225  | ps            | 13,14 |
| DQS, DQS to DQ Skew, per group, per access                    | $t_{DQSQ}$           | -                       | 125  | -            | 100  | ps            | 12,13 |
| CAS to CAS command delay                                      | $t_{CCD}$            | 4                       | -    | 4            | -    | nCK           |       |
| DQ output hold time from DQS, DQS                             | $t_{QH}$             | 0.38                    | -    | 0.38         | -    | $t_{CK}(avg)$ | 12,13 |
| DQS, DQS rising edge output access time from rising CK, CK    | $t_{DQSCK}$          | -255                    | 255  | -225         | 225  | ps            | 12,13 |
| DQS latching rising transitions to associated clock edges     | $t_{DQSS}$           | -0.25                   | 0.25 | -0.27        | 0.27 | $t_{CK}(avg)$ |       |
| DQS falling edge hold time from rising CK                     | $t_{DSH}$            | 0.2                     | -    | 0.18         | -    | $t_{CK}(avg)$ | 29    |
| DQS falling edge setup time to rising CK                      | $t_{DSS}$            | 0.2                     | -    | 0.18         | -    | $t_{CK}(avg)$ | 29    |

| Parameter                                                                 | Symbol         | DDR3(L)-1333                            |      | DDR3(L)-1600          |      | Unit          | Note  |
|---------------------------------------------------------------------------|----------------|-----------------------------------------|------|-----------------------|------|---------------|-------|
|                                                                           |                | Min                                     | Max  | Min                   | Max  |               |       |
| DQS input high pulse width                                                | $t_{DQSH}$     | 0.45                                    | 0.55 | 0.45                  | 0.55 | $t_{CK}(avg)$ | 27,28 |
| DQS input low pulse width                                                 | $t_{DQSL}$     | 0.45                                    | 0.55 | 0.45                  | 0.55 | $t_{CK}(avg)$ | 26,28 |
| DQS output high time                                                      | $t_{QSH}$      | 0.40                                    | -    | 0.40                  | -    | $t_{CK}(avg)$ | 12,13 |
| DQS output low time                                                       | $t_{QSL}$      | 0.40                                    | -    | 0.40                  | -    | $t_{CK}(avg)$ | 12,13 |
| Mode register set command cycle time                                      | $t_{MRD}$      | 4                                       | -    | 4                     | -    | nCK           |       |
| Mode register set command update delay                                    | $t_{MOD}$      | 15                                      | -    | 15                    | -    | ns            |       |
|                                                                           |                | 12                                      | -    | 12                    | -    | nCK           |       |
| Read preamble time                                                        | $t_{RPRE}$     | 0.9                                     | -    | 0.9                   | -    | $t_{CK}(avg)$ | 13,19 |
| Read postamble time                                                       | $t_{RPST}$     | 0.3                                     | -    | 0.3                   | -    | $t_{CK}(avg)$ | 11,13 |
| Write preamble time                                                       | $t_{WPRE}$     | 0.9                                     | -    | 0.9                   | -    | $t_{CK}(avg)$ | 1     |
| Write postamble time                                                      | $t_{WPST}$     | 0.3                                     | -    | 0.3                   | -    | $t_{CK}(avg)$ | 1     |
| Write recovery time                                                       | $t_{WR}$       | 15                                      | -    | 15                    | -    | ns            |       |
| Auto precharge write recovery + Precharge time                            | $t_{DAL}(min)$ | WR + roundup [ $t_{RP} / t_{CK}(avg)$ ] |      |                       |      | nCK           |       |
| Multi-purpose register recovery time                                      | $t_{MPRR}$     | 1                                       | -    | 1                     | -    | nCK           | 22    |
| Internal write to read command delay                                      | $t_{WTR}$      | 7.5                                     | -    | 7.5                   | -    | ns            | 18    |
|                                                                           |                | 4                                       | -    | 4                     | -    | nCK           | 18    |
| Internal read to precharge command delay                                  | $t_{RTP}$      | 7.5                                     | -    | 7.5                   | -    | ns            |       |
|                                                                           |                | 4                                       | -    | 4                     | -    | nCK           |       |
| Minimum CKE low width for Self-refresh entry to exit timing               | $t_{CKESR}$    | $t_{CKE}(min) + 1nCK$                   | -    | $t_{CKE}(min) + 1nCK$ | -    |               |       |
| Valid clock requirement after Self-refresh entry or Power-down entry      | $t_{CKSRE}$    | 10                                      | -    | 10                    | -    | ns            |       |
|                                                                           |                | 5                                       | -    | 5                     | -    | nCK           |       |
| Valid clock requirement before Self-refresh exit or Power-down exit       | $t_{CKSRX}$    | 10                                      | -    | 10                    | -    | ns            |       |
|                                                                           |                | 5                                       | -    | 5                     | -    | nCK           |       |
| Exit Self-refresh to commands not requiring a locked DLL                  | $t_{XS}$       | $t_{RFC}(min) + 10$                     | -    | $t_{RFC}(min) + 10$   | -    | ns            |       |
|                                                                           |                | 5                                       | -    | 5                     | -    | nCK           |       |
| Exit Self-refresh to commands requiring a locked DLL                      | $t_{XSDLL}$    | $t_{DLLK}(min)$                         | -    | $t_{DLLK}(min)$       | -    | nCK           |       |
| Auto-refresh to Active/Auto-refresh command time                          | $t_{RFC}$      | 260                                     | -    | 260                   | -    | ns            |       |
| Average Periodic Refresh Interval $0^{\circ}C \leq T_c \leq +85^{\circ}C$ | $t_{REFI}$     | -                                       | 7.8  | -                     | 7.8  | $\mu s$       |       |
| Average Periodic Refresh Interval $+85^{\circ}C < T_c \leq +95^{\circ}C$  | $t_{REFI}$     | -                                       | 3.9  | -                     | 3.9  | $\mu s$       |       |
| CKE minimum high and low pulse width                                      | $t_{CKE}$      | 5.625                                   | -    | 5                     | -    | ns            |       |
|                                                                           |                | 3                                       | -    | 3                     | -    | nCK           |       |
| Exit reset from CKE high to a valid command                               | $t_{XPR}$      | $t_{RFC}(min) + 10$                     | -    | $t_{RFC}(min) + 10$   | -    | ns            |       |
|                                                                           |                | 5                                       | -    | 5                     | -    | nCK           |       |
| DLL locking time                                                          | $t_{DLLK}$     | 512                                     | -    | 512                   | -    | nCK           |       |

| Parameter                                                                                                                          | Symbol                   | DDR3(L)-1333            |                    | DDR3(L)-1600          |                    | Unit                  | Note  |
|------------------------------------------------------------------------------------------------------------------------------------|--------------------------|-------------------------|--------------------|-----------------------|--------------------|-----------------------|-------|
|                                                                                                                                    |                          | Min                     | Max                | Min                   | Max                |                       |       |
| Power-down entry to exit time                                                                                                      | $t_{PD}$                 | $t_{CKE}(\text{min})$   | $9 \cdot t_{REFI}$ | $t_{CKE}(\text{min})$ | $9 \cdot t_{REFI}$ |                       | 15    |
| Exit precharge power-down with DLL frozen to commands requiring a locked DLL                                                       | $t_{XPDLL}$              | 24                      | -                  | 24                    | -                  | ns                    | 2     |
|                                                                                                                                    |                          | 10                      | -                  | 10                    | -                  | nCK                   | 2     |
| Exit power-down with DLL on to any valid command; Exit precharge power-down with DLL frozen to commands not requiring a locked DLL | $t_{XP}$                 | 6                       | -                  | 6                     | -                  | ns                    |       |
|                                                                                                                                    |                          | 3                       | -                  | 3                     | -                  | nCK                   |       |
| Command pass disable delay                                                                                                         | $t_{CPDED}$              | 1                       | -                  | 1                     | -                  | nCK                   |       |
| Timing of ACT command to Power-down entry                                                                                          | $t_{ACTPDEN}$            | 1                       | -                  | 1                     | -                  | nCK                   | 20    |
| Timing of PRE command to Power-down entry                                                                                          | $t_{PRPDEN}$             | 1                       | -                  | 1                     | -                  | nCK                   | 20    |
| Timing of RD/RDA command to Power-down entry                                                                                       | $t_{RDPDEN}$             | RL+4+1                  | -                  | RL+4+1                | -                  | nCK                   |       |
| Timing of WR command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)                                                                  | $t_{WRPDEN}(\text{min})$ | WL + 4 + [tWR/tCK(ave)] |                    |                       |                    | nCK                   | 9     |
| Timing of WR command to Power-down entry (BC4MRS)                                                                                  | $t_{WRPDEN}(\text{min})$ | WL + 2 + [tWR/tCK(ave)] |                    |                       |                    | nCK                   | 9     |
| Timing of WRA command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)                                                                 | $t_{WRAPDEN}$            | WL+4+WR+1               | -                  | WL+4+WR+1             | -                  | nCK                   | 10    |
| Timing of WRA command to Power-down entry (BC4MRS)                                                                                 | $t_{WRAPDEN}$            | WL+2+WR+1               | -                  | WL+2+WR+1             | -                  | nCK                   | 10    |
| Timing of REF command to Power-down entry                                                                                          | $t_{REFPDEN}$            | 1                       | -                  | 1                     | -                  | nCK                   | 20,21 |
| Timing of MRS command to Power-down entry                                                                                          | $t_{MRSPDEN}$            | $t_{MOD}(\text{min})$   | -                  | $t_{MOD}(\text{min})$ | -                  |                       |       |
| RTT turn-on                                                                                                                        | $t_{AON}$                | -250                    | 250                | -225                  | 225                | ps                    | 7     |
| Asynchronous RTT turn-on delay (Power-down with DLL frozen)                                                                        | $t_{AONPD}$              | 2                       | 8.5                | 2                     | 8.5                | ns                    |       |
| RTT_Nom and RTT_WR turn-off time from ODTLoff reference                                                                            | $t_{AOF}$                | 0.3                     | 0.7                | 0.3                   | 0.7                | tck(ave)              | 8     |
| Asynchronous RTT turn-off delay (Power-down with DLL frozen)                                                                       | $t_{AOFPD}$              | 2                       | 8.5                | 2                     | 8.5                | ns                    |       |
| ODT high time without write command or with write command and BC4                                                                  | ODTH4                    | 4                       | -                  | 4                     | -                  | nCK                   |       |
| ODT high time with Write command and BL8                                                                                           | ODTH8                    | 6                       | -                  | 6                     | -                  | nCK                   |       |
| RTT dynamic change skew                                                                                                            | $t_{ADC}$                | 0.3                     | 0.7                | 0.3                   | 0.7                | t <sub>CK</sub> (ave) |       |
| Power-up and reset calibration time                                                                                                | $t_{ZQinit}$             | 512                     | -                  | 512                   | -                  | nCK                   |       |
| Normal operation full calibration time                                                                                             | $t_{ZQoper}$             | 256                     | -                  | 256                   | -                  | nCK                   |       |
| Normal operation short calibration time                                                                                            | $t_{ZQCS}$               | 64                      | -                  | 64                    | -                  | nCK                   | 23    |
| First DQS pulse rising edge after write leveling mode is programmed                                                                | $t_{WLMRD}$              | 40                      | -                  | 40                    | -                  | nCK                   | 3     |

| Parameter                                                                         | Symbol             | DDR3(L)-1333                                                                                                     |                                    | DDR3(L)-1600                       |                                    | Unit          | Note |
|-----------------------------------------------------------------------------------|--------------------|------------------------------------------------------------------------------------------------------------------|------------------------------------|------------------------------------|------------------------------------|---------------|------|
|                                                                                   |                    | Min                                                                                                              | Max                                | Min                                | Max                                |               |      |
| DQS, DQS delay after write leveling mode is pro-grammed                           | $t_{WLDQSEN}$      | 25                                                                                                               | -                                  | 25                                 | -                                  | nCK           | 3    |
| Write leveling setup time from rising CK, CK crossing to rising DQS, DQS crossing | $t_{WLS}$          | 195                                                                                                              | -                                  | 165                                | -                                  | ps            |      |
| Write leveling hold time from rising DQS, DQS crossing to rising CK, CK crossing  | $t_{WLH}$          | 195                                                                                                              | -                                  | 165                                | -                                  | ps            |      |
| Write leveling output delay                                                       | $t_{WLO}$          | 0                                                                                                                | 9                                  | 0                                  | 7.5                                | ns            |      |
| Write leveling output error                                                       | $t_{WLOE}$         | 0                                                                                                                | 2                                  | 0                                  | 2                                  | ns            |      |
| Absolute clock period                                                             | $t_{CK}(abs)$      | $t_{CK}(avg)min + t_{JIT}(per)min$                                                                               | $t_{CK}(avg)max + t_{JIT}(per)max$ | $t_{CK}(avg)min + t_{JIT}(per)min$ | $t_{CK}(avg)max + t_{JIT}(per)max$ | ps            |      |
| Absolute clock high pulse width                                                   | $t_{CH}(abs)$      | 0.43                                                                                                             | -                                  | 0.43                               | -                                  | $t_{CK}(avg)$ | 30   |
| Absolute clock low pulse width                                                    | $t_{CL}(abs)$      | 0.43                                                                                                             | -                                  | 0.43                               | -                                  | $t_{CK}(avg)$ | 31   |
| Clock period jitter                                                               | $t_{JIT}(per)$     | -80                                                                                                              | 80                                 | -70                                | 70                                 | ps            |      |
| Clock period jitter during DLL locking period                                     | $t_{JIT}(per,lck)$ | -70                                                                                                              | 70                                 | -60                                | 60                                 | ps            |      |
| Cycle to cycle period jitter                                                      | $t_{JIT}(cc)$      | -                                                                                                                | 160                                | -                                  | 140                                | ps            |      |
| Cycle to cycle period jitter during DLL locking period                            | $t_{JIT}(cc,lck)$  | -                                                                                                                | 140                                | -                                  | 120                                | ps            |      |
| Cumulative error across 2 cycles                                                  | $t_{ERR}(2per)$    | -118                                                                                                             | 118                                | -103                               | 103                                | ps            |      |
| Cumulative error across 3 cycles                                                  | $t_{ERR}(3per)$    | -140                                                                                                             | 140                                | -122                               | 122                                | ps            |      |
| Cumulative error across 4 cycles                                                  | $t_{ERR}(4per)$    | -155                                                                                                             | 155                                | -136                               | 136                                | ps            |      |
| Cumulative error across 5 cycles                                                  | $t_{ERR}(5per)$    | -168                                                                                                             | 168                                | -147                               | 147                                | ps            |      |
| Cumulative error across 6 cycles                                                  | $t_{ERR}(6per)$    | -177                                                                                                             | 177                                | -155                               | 155                                | ps            |      |
| Cumulative error across 7 cycles                                                  | $t_{ERR}(7per)$    | -186                                                                                                             | 186                                | -163                               | 163                                | ps            |      |
| Cumulative error across 8 cycles                                                  | $t_{ERR}(8per)$    | -193                                                                                                             | 193                                | -169                               | 169                                | ps            |      |
| Cumulative error across 9 cycles                                                  | $t_{ERR}(9per)$    | -200                                                                                                             | 200                                | -175                               | 175                                | ps            |      |
| Cumulative error across 10 cycles                                                 | $t_{ERR}(10per)$   | -205                                                                                                             | 205                                | -180                               | 180                                | ps            |      |
| Cumulative error across 11 cycles                                                 | $t_{ERR}(11per)$   | -210                                                                                                             | 210                                | -184                               | 184                                | ps            |      |
| Cumulative error across 12 cycles                                                 | $t_{ERR}(12per)$   | -215                                                                                                             | 215                                | -188                               | 188                                | ps            |      |
| Cumulative error across $n = 13,14,...49,50$ cycles                               | $t_{ERR}(nper)$    | $t_{ERR}(nper)min = (1 + 0.68ln(n)) * t_{JIT}(per)min$<br>$t_{ERR}(nper)max = (1 + 0.68ln(n)) * t_{JIT}(per)max$ |                                    |                                    |                                    | ps            | 32   |

| Parameter                                                     | Symbol                  | DDR3(L)-1866            |      |  |  | Unit          | Note  |
|---------------------------------------------------------------|-------------------------|-------------------------|------|--|--|---------------|-------|
|                                                               |                         | Min                     | Max  |  |  |               |       |
| Average clock cycle time                                      | $t_{CK}(avg)$           | Please refer Speed Bins |      |  |  | ps            |       |
| Minimum clock cycle time (DLL-off mode)                       | $t_{CK}$<br>(DLL-off)   | 8                       | -    |  |  | ns            | 6     |
| Average CK high level width                                   | $t_{CH}(avg)$           | 0.47                    | 0.53 |  |  | $t_{CK}(avg)$ |       |
| Average CK low level width                                    | $t_{CL}(avg)$           | 0.47                    | 0.53 |  |  | $t_{CK}(avg)$ |       |
| Active Bank A to Active Bank B command period                 | $t_{RRD}$               | 6                       | -    |  |  | ns            |       |
|                                                               |                         | 4                       | -    |  |  | nCK           |       |
| Four activate window                                          | $t_{FAW}$               | 35                      | -    |  |  | ns            |       |
| Address and Control input hold time (VIH/VIL (DC100) levels)  | $t_{IH}(base)$<br>DC100 | 100                     | -    |  |  | ps            | 16    |
| Address and Control input setup time (VIH/VIL (AC125) levels) | $t_{IS}(base)$<br>AC125 | 150                     | -    |  |  | ps            | 16    |
| Address and Control input setup time (VIH/VIL (AC135) levels) | $t_{IS}(base)$<br>AC135 | 65                      | -    |  |  | ps            | 16    |
| DQ and DM input hold time (VIH/VIL (DC100) levels)            | $t_{DH}(base)$<br>DC100 | 70                      | -    |  |  | ps            | 17    |
| DQ and DM input setup time (VIH/VIL (AC135) levels)           | $t_{DS}(base)$<br>AC135 | 68                      | -    |  |  | ps            | 17    |
| Control and Address Input pulse width for each input          | $t_{IPW}$               | 535                     | -    |  |  | ps            | 25    |
| DQ and DM Input pulse width for each input                    | $t_{DIPW}$              | 320                     | -    |  |  | ps            | 25    |
| DQ high impedance time                                        | $t_{HZ}(DQ)$            | -                       | 195  |  |  | ps            | 13,14 |
| DQ low impedance time                                         | $t_{LZ}(DQ)$            | -390                    | 195  |  |  | ps            | 13,14 |
| DQS, DQS high impedance time (RL + BL/2 reference)            | $t_{HZ}(DQS)$           | -                       | 195  |  |  | ps            | 13,14 |
| DQS, DQS low impedance time (RL - 1 reference)                | $t_{LZ}(DQS)$           | -390                    | 195  |  |  | ps            | 13,14 |
| DQS, DQS to DQ Skew, per group, per access                    | $t_{DQSQ}$              | -                       | 85   |  |  | ps            | 12,13 |
| CAS to CAS command delay                                      | $t_{CCD}$               | 4                       | -    |  |  | nCK           |       |
| DQ output hold time from DQS, DQS                             | $t_{QH}$                | 0.38                    | -    |  |  | $t_{CK}(avg)$ | 12,13 |
| DQS, DQS rising edge output access time from rising CK, CK    | $t_{DQSCK}$             | -195                    | 195  |  |  | ps            | 12,13 |
| DQS latching rising transitions to associated clock edges     | $t_{DQSS}$              | -0.27                   | 0.27 |  |  | $t_{CK}(avg)$ |       |
| DQS falling edge hold time from rising CK                     | $t_{DSH}$               | 0.18                    | -    |  |  | $t_{CK}(avg)$ | 29    |
| DQS falling edge setup time to rising CK                      | $t_{DSS}$               | 0.18                    | -    |  |  | $t_{CK}(avg)$ | 29    |
| DQS input high pulse width                                    | $t_{DQSH}$              | 0.45                    | 0.55 |  |  | $t_{CK}(avg)$ | 27,28 |

| Parameter                                                                 | Symbol         | DDR3(L)-1866                            |      |  |  | Unit          | Note  |
|---------------------------------------------------------------------------|----------------|-----------------------------------------|------|--|--|---------------|-------|
|                                                                           |                | Min                                     | Max  |  |  |               |       |
| DQS input low pulse width                                                 | $t_{DQSL}$     | 0.45                                    | 0.55 |  |  | $t_{CK}(avg)$ | 26,28 |
| DQS output high time                                                      | $t_{QSH}$      | 0.40                                    | -    |  |  | $t_{CK}(avg)$ | 12,13 |
| DQS output low time                                                       | $t_{QSL}$      | 0.40                                    | -    |  |  | $t_{CK}(avg)$ | 12,13 |
| Mode register set command cycle time                                      | $t_{MRD}$      | 4                                       | -    |  |  | nCK           |       |
| Mode register set command update delay                                    | $t_{MOD}$      | 15                                      | -    |  |  | ns            |       |
|                                                                           |                | 12                                      | -    |  |  | nCK           |       |
| Read preamble time                                                        | $t_{RPRE}$     | 0.9                                     | -    |  |  | $t_{CK}(avg)$ | 13,19 |
| Read postamble time                                                       | $t_{RPST}$     | 0.3                                     | -    |  |  | $t_{CK}(avg)$ | 11,13 |
| Write preamble time                                                       | $t_{WPRE}$     | 0.9                                     | -    |  |  | $t_{CK}(avg)$ | 1     |
| Write postamble time                                                      | $t_{WPST}$     | 0.3                                     | -    |  |  | $t_{CK}(avg)$ | 1     |
| Write recovery time                                                       | $t_{WR}$       | 15                                      | -    |  |  | ns            |       |
| Auto precharge write recovery + Precharge time                            | $t_{DAL}(min)$ | WR + roundup [ $t_{RP} / t_{CK}(avg)$ ] |      |  |  | nCK           |       |
| Multi-purpose register recovery time                                      | $t_{MPRR}$     | 1                                       | -    |  |  | nCK           | 22    |
| Internal write to read command delay                                      | $t_{WTR}$      | 7.5                                     | -    |  |  | ns            | 18    |
|                                                                           |                | 4                                       | -    |  |  | nCK           | 18    |
| Internal read to precharge command delay                                  | $t_{RTP}$      | 7.5                                     | -    |  |  | ns            |       |
|                                                                           |                | 4                                       | -    |  |  | nCK           |       |
| Minimum CKE low width for Self-refresh entry to exit timing               | $t_{CKESR}$    | $t_{CKE}(min) + 1nCK$                   | -    |  |  |               |       |
| Valid clock requirement after Self-refresh entry or Power-down entry      | $t_{CKSRE}$    | 10                                      | -    |  |  | ns            |       |
|                                                                           |                | 5                                       | -    |  |  | nCK           |       |
| Valid clock requirement before Self-refresh exit or Power-down exit       | $t_{CKSRX}$    | 10                                      | -    |  |  | ns            |       |
|                                                                           |                | 5                                       | -    |  |  | nCK           |       |
| Exit Self-refresh to commands not requiring a locked DLL                  | $t_{XS}$       | $t_{RFC}(min) + 10$                     | -    |  |  | ns            |       |
|                                                                           |                | 5                                       | -    |  |  | nCK           |       |
| Exit Self-refresh to commands requiring a locked DLL                      | $t_{XSDLL}$    | $t_{DLLK}(min)$                         | -    |  |  | nCK           |       |
| Auto-refresh to Active/Auto-refresh command time                          | $t_{RFC}$      | 260                                     | -    |  |  | ns            |       |
| Average Periodic Refresh Interval $0^{\circ}C \leq T_c \leq +85^{\circ}C$ | $t_{REFI}$     | -                                       | 7.8  |  |  | $\mu s$       |       |
| Average Periodic Refresh Interval $+85^{\circ}C < T_c \leq +95^{\circ}C$  | $t_{REFI}$     | -                                       | 3.9  |  |  | $\mu s$       |       |
| CKE minimum high and low pulse width                                      | $t_{CKE}$      | 5                                       | -    |  |  | ns            |       |
|                                                                           |                | 3                                       | -    |  |  | nCK           |       |
| Exit reset from CKE high to a valid command                               | $t_{XPR}$      | $t_{RFC}(min) + 10$                     | -    |  |  | ns            |       |
|                                                                           |                | 5                                       | -    |  |  | nCK           |       |

| Parameter                                                                                                                          | Symbol                   | DDR3(L)-1866                           |                    |  |  | Unit                 | Note  |
|------------------------------------------------------------------------------------------------------------------------------------|--------------------------|----------------------------------------|--------------------|--|--|----------------------|-------|
|                                                                                                                                    |                          | Min                                    | Max                |  |  |                      |       |
| DLL locking time                                                                                                                   | $t_{DLLK}$               | 512                                    | -                  |  |  | nCK                  |       |
| Power-down entry to exit time                                                                                                      | $t_{PD}$                 | $t_{CKE}(\text{min})$                  | $9 \cdot t_{REFI}$ |  |  |                      | 15    |
| Exit precharge power-down with DLL frozen to commands requiring a locked DLL                                                       | $t_{XPDLL}$              | 24                                     | -                  |  |  | ns                   | 2     |
|                                                                                                                                    |                          | 10                                     | -                  |  |  | nCK                  | 2     |
| Exit power-down with DLL on to any valid command; Exit precharge power-down with DLL frozen to commands not requiring a locked DLL | $t_{XP}$                 | 6                                      | -                  |  |  | ns                   |       |
|                                                                                                                                    |                          | 3                                      | -                  |  |  | nCK                  |       |
| Command pass disable delay                                                                                                         | $t_{CPDED}$              | 2                                      | -                  |  |  | nCK                  |       |
| Timing of ACT command to Power-down entry                                                                                          | $t_{ACTPDEN}$            | 1                                      | -                  |  |  | nCK                  | 20    |
| Timing of PRE command to Power-down entry                                                                                          | $t_{PRPDEN}$             | 1                                      | -                  |  |  | nCK                  | 20    |
| Timing of RD/RDA command to Power-down entry                                                                                       | $t_{RDPDEN}$             | RL+4+1                                 | -                  |  |  | nCK                  |       |
| Timing of WR command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)                                                                  | $t_{WRPDEN}(\text{min})$ | WL + 4 + $[t_{WR}/t_{CK}(\text{avg})]$ |                    |  |  | nCK                  | 9     |
| Timing of WR command to Power-down entry (BC4MRS)                                                                                  | $t_{WRPDEN}(\text{min})$ | WL + 2 + $[t_{WR}/t_{CK}(\text{avg})]$ |                    |  |  | nCK                  | 9     |
| Timing of WRA command to Power-down entry (BL8OTF, BL8MRS, BL4OTF)                                                                 | $t_{WRAPDEN}$            | WL+4+WR+1                              | -                  |  |  | nCK                  | 10    |
| Timing of WRA command to Power-down entry (BC4MRS)                                                                                 | $t_{WRAPDEN}$            | WL+2+WR+1                              | -                  |  |  | nCK                  | 10    |
| Timing of REF command to Power-down entry                                                                                          | $t_{REFPDEN}$            | 1                                      | -                  |  |  | nCK                  | 20,21 |
| Timing of MRS command to Power-down entry                                                                                          | $t_{MRSPDEN}$            | $t_{MOD}(\text{min})$                  | -                  |  |  |                      |       |
| RTT turn-on                                                                                                                        | $t_{AON}$                | -195                                   | 195                |  |  | ps                   | 7     |
| Asynchronous RTT turn-on delay (Power-down with DLL frozen)                                                                        | $t_{AONPD}$              | 2                                      | 8.5                |  |  | ns                   |       |
| RTT_Nom and RTT_WR turn-off time from ODTLoff reference                                                                            | $t_{AOF}$                | 0.3                                    | 0.7                |  |  | $t_{CK}(\text{avg})$ | 8     |
| Asynchronous RTT turn-off delay (Power-down with DLL frozen)                                                                       | $t_{AOFPD}$              | 2                                      | 8.5                |  |  | ns                   |       |
| ODT high time without write command or with write command and BC4                                                                  | ODTH4                    | 4                                      | -                  |  |  | nCK                  |       |
| ODT high time with Write command and BL8                                                                                           | ODTH8                    | 6                                      | -                  |  |  | nCK                  |       |
| RTT dynamic change skew                                                                                                            | $t_{ADC}$                | 0.3                                    | 0.7                |  |  | $t_{CK}(\text{avg})$ |       |
| Power-up and reset calibration time                                                                                                | $t_{ZQinit}$             | 512                                    | -                  |  |  | nCK                  |       |
| Normal operation full calibration time                                                                                             | $t_{ZQoper}$             | 256                                    | -                  |  |  | nCK                  |       |
| Normal operation short calibration time                                                                                            | $t_{ZQCS}$               | 64                                     | -                  |  |  | nCK                  | 23    |

| Parameter                                                                         | Symbol             | DDR3(L)-1866                                                                                                     |                                    |  |  | Unit          | Note |
|-----------------------------------------------------------------------------------|--------------------|------------------------------------------------------------------------------------------------------------------|------------------------------------|--|--|---------------|------|
|                                                                                   |                    | Min                                                                                                              | Max                                |  |  |               |      |
| First DQS pulse rising edge after write leveling mode is programmed               | $t_{WLMRD}$        | 40                                                                                                               | -                                  |  |  | nCK           | 3    |
| DQS, DQS delay after write leveling mode is pro-grammed                           | $t_{WLDQSEN}$      | 25                                                                                                               | -                                  |  |  | nCK           | 3    |
| Write leveling setup time from rising CK, CK crossing to rising DQS, DQS crossing | $t_{WLS}$          | 140                                                                                                              | -                                  |  |  | ps            |      |
| Write leveling hold time from rising DQS, DQS crossing to rising CK, CK crossing  | $t_{WLH}$          | 140                                                                                                              | -                                  |  |  | ps            |      |
| Write leveling output delay                                                       | $t_{WLO}$          | 0                                                                                                                | 7.5                                |  |  | ns            |      |
| Write leveling output error                                                       | $t_{WLOE}$         | 0                                                                                                                | 2                                  |  |  | ns            |      |
| Absolute clock period                                                             | $t_{CK}(abs)$      | $t_{CK}(avg)min + t_{JIT}(per)min$                                                                               | $t_{CK}(avg)max + t_{JIT}(per)max$ |  |  | ps            |      |
| Absolute clock high pulse width                                                   | $t_{CH}(abs)$      | 0.43                                                                                                             | -                                  |  |  | $t_{CK}(avg)$ | 30   |
| Absolute clock low pulse width                                                    | $t_{CL}(abs)$      | 0.43                                                                                                             | -                                  |  |  | $t_{CK}(avg)$ | 31   |
| Clock period jitter                                                               | $t_{JIT}(per)$     | -60                                                                                                              | 60                                 |  |  | ps            |      |
| Clock period jitter during DLL locking period                                     | $t_{JIT}(per,lck)$ | -50                                                                                                              | 50                                 |  |  | ps            |      |
| Cycle to cycle period jitter                                                      | $t_{JIT}(cc)$      | -                                                                                                                | 120                                |  |  | ps            |      |
| Cycle to cycle period jitter during DLL locking period                            | $t_{JIT}(cc,lck)$  | -                                                                                                                | 100                                |  |  | ps            |      |
| Cumulative error across 2 cycles                                                  | $t_{ERR}(2per)$    | -88                                                                                                              | 88                                 |  |  | ps            |      |
| Cumulative error across 3 cycles                                                  | $t_{ERR}(3per)$    | -105                                                                                                             | 105                                |  |  | ps            |      |
| Cumulative error across 4 cycles                                                  | $t_{ERR}(4per)$    | -117                                                                                                             | 117                                |  |  | ps            |      |
| Cumulative error across 5 cycles                                                  | $t_{ERR}(5per)$    | -126                                                                                                             | 126                                |  |  | ps            |      |
| Cumulative error across 6 cycles                                                  | $t_{ERR}(6per)$    | -133                                                                                                             | 133                                |  |  | ps            |      |
| Cumulative error across 7 cycles                                                  | $t_{ERR}(7per)$    | -139                                                                                                             | 139                                |  |  | ps            |      |
| Cumulative error across 8 cycles                                                  | $t_{ERR}(8per)$    | -145                                                                                                             | 145                                |  |  | ps            |      |
| Cumulative error across 9 cycles                                                  | $t_{ERR}(9per)$    | -150                                                                                                             | 150                                |  |  | ps            |      |
| Cumulative error across 10 cycles                                                 | $t_{ERR}(10per)$   | -154                                                                                                             | 154                                |  |  | ps            |      |
| Cumulative error across 11 cycles                                                 | $t_{ERR}(11per)$   | -158                                                                                                             | 158                                |  |  | ps            |      |
| Cumulative error across 12 cycles                                                 | $t_{ERR}(12per)$   | -161                                                                                                             | 161                                |  |  | ps            |      |
| Cumulative error across<br>$n = 13,14,...49,50$ cycles                            | $t_{ERR}(nper)$    | $t_{ERR}(nper)min = (1 + 0.68ln(n)) * t_{JIT}(per)min$<br>$t_{ERR}(nper)max = (1 + 0.68ln(n)) * t_{JIT}(per)max$ |                                    |  |  | ps            | 32   |

## Notes for AC Electrical Characteristics

NOTE :

1. Actual value dependant upon measurement level definitions which are TBD.
  2. Commands requiring a locked DLL are: READ (and READA) and synchronous ODT commands.
  3. The max values are system dependent.
  4. WR as programmed in mode register.
  5. Value must be rounded-up to next higher integer value.
  6. There is no maximum cycle time limit besides the need to satisfy the refresh interval, tREFI.
  7. ODT turn on time (min.) is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time (max.) is when the ODT resistance is fully on. Both are measured from ODTLon.
  8. ODT turn-off time (min.) is when the device starts to turn-off ODT resistance. ODT turn-off time (max.) is when the bus is in high impedance. Both are measured from ODTLoff.
  9. tWR is defined in ns, for calculation of tWRPDEN it is necessary to round up tWR / tCK to the next integer.
  10. WR in clock cycles as programmed in MR0.
  11. The maximum read postamble is bound by tDQSCK(min) plus tQSH(min) on the left side and tHZ(DQS)max on the right side.
  12. Output timing deratings are relative to the SDRAM input clock. When the device is operated with input clock jitter, this parameter needs to be derated by TBD.
  13. Value is only valid for RON34.
  14. Single ended signal parameter. Refer to the section of tLZ(DQS), tLZ(DQ), tHZ(DQS), tHZ(DQ) Notes for definition and measurement method.
  15. tREFI depends on operating case temperature (Tc).
  16. tIS(base) and tIH(base) values are for 1V/ns command/address single-ended slew rate and 2V/ns CK, /CK differential slew rate, Note for DQ and DM signals, VREF(DC) = VREFDQ(DC). For input only pins except /RESET, VREF(DC) = VREFCA(DC). See Address / Command Setup, Hold and Derating section.
  17. tDS(base) and tDH(base) values are for 1V/ns DQ single-ended slew rate and 2V/ns DQS, /DQS differential slew rate. Note for DQ and DM signals, VREF(DC) = VREFDQ(DC). For input only pins except RESET, VREF(DC) = VREFCA(DC). See Data Setup, Hold and Slew Rate Derating section.
  18. Start of internal write transaction is defined as follows ;  
For BL8 (fixed by MRS and on-the-fly) : Rising clock edge 4 clock cycles after WL. For BC4 (on-the-fly) : Rising clock edge 4 clock cycles after WL.  
For BC4 (fixed by MRS) : Rising clock edge 2 clock cycles after WL.
  19. The maximum read preamble is bound by tLZDQS(min) on the left side and tDQSCK(max) on the right side.
  20. CKE is allowed to be registered low while operations such as row activation, precharge, autoprecharge or refresh are in progress, but power-down IDD spec will not be applied until finishing those operation.
  21. Although CKE is allowed to be registered LOW after a REFRESH command once tREFPDEN(min) is satisfied, there are cases where additional time such as tXPDLL(min) is also required.
  22. Defined between end of MPR read burst and MRS which reloads MPR or disables MPR function.
  23. One ZQCS command can effectively correct a minimum of 0.5 % (ZQCorrection) of RON and RTT impedance error within 64 nCK for all speed bins assuming the maximum sensitivities specified in the "Output Driver Voltage and Temperature Sensitivity" and "ODT Voltage and Temperature Sensitivity" tables. The appropriate interval between ZQCS commands can be determined from these tables and other application specific parameters.  
One method for calculating the interval between ZQCS commands, given the temperature (Tdribrate) and voltage (Vdribrate) drift rates that the SDRAM is subject to in the application, is illustrated. The interval could be defined by the following formula:
- $$\frac{\text{ZQCorrection}}{(\text{TSens} \times \text{Tdribrate}) + (\text{VSens} \times \text{Vdribrate})}$$
- where TSens = max(dRTTdT, dRONdTM) and VSens = max(dRTTdV, dRONdVM) define the SDRAM temperature and voltage sensitivities.
24. The tIS(base) AC150 specifications are adjusted from the tIS(base) specification by adding an additional 100 ps of derating to accommodate for the lower alternate threshold of 150 mV and another 25 ps to account for the earlier reference point [(175 mV - 150 mV) / 1 V/ns].
  25. Pulse width of a input signal is defined as the width between the first crossing of VREF(DC) and the consecutive crossing of VREF(DC).
  26. tDQSL describes the instantaneous differential input low pulse width on DQS - /DQS, as measured from one falling edge to the next consecutive rising edge.
  27. tDQSH describes the instantaneous differential input high pulse width on DQS - /DQS, as measured from one rising edge to the next consecutive falling edge.

28.  $t_{DQSH,act} + t_{DQSL,act} = 1 \cdot t_{CK,act}$  ; with  $t_{XYZ,act}$  being the actual measured value of the respective timing parameter in the application.
29.  $t_{DSH,act} + t_{DSS,act} = 1 \cdot t_{CK,act}$  ; with  $t_{XYZ,act}$  being the actual measured value of the respective timing parameter in the application.
30.  $t_{CH(abs)}$  is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge.
31.  $t_{CL(abs)}$  is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge.
32.  $n$  = from 13 cycles to 50 cycles. This row defines 38 parameters.

## 4.3 IDD Specification

( VDD = 1.283V to 1.45V or 1.5 V  $\pm$  0.075V; VDDQ =1.283V to 1.45V or 1.5 V  $\pm$  0.075V )

**TABLE 37**  
IDD Specification

| Condi-<br>tions                                                                                                                                                                                                                                                                                                                                                                              | Symbol | Data rate<br>(Mbps)                 | IDD max.<br>1.5V           | IDD max.<br>1.35V          | Unit |
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|-------------------------------------|----------------------------|----------------------------|------|
| <b>Operating One Bank Active-Precharge Current;</b> CKE: High; External clock: On; tCK, nRC, nRAS, CL: see timing used table; BL: 8; AL: 0; CS: High between ACT and PRE; Command, Address: partially toggling; Data IO: FLOATING; DM:stable at 0; Bank Activity: Cycling with one bank active at a time; Output Buffer and RTT: Enabled in Mode Regis- ters; ODT Signal: stable at 0        | IDD0   | 1866<br>1600<br>1333<br>1066<br>800 | 60<br>55<br>50<br>45<br>40 | 60<br>55<br>50<br>45<br>40 | mA   |
| <b>Operating One Bank Active-Read-Precharge Current;</b> CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, CL: see timing used table; BL: 8; AL: 0; CS: High between ACT, RD and PRE; Command, Address, Data IO: partially toggling; DM:stable at 0; Bank Activ- ity: Cycling with one bank active at a time; Output Buffer and RTT: Enabled in Mode Reg- isters; ODT Signal: stable at 0 | IDD1   | 1866<br>1600<br>1333<br>1066<br>800 | 80<br>75<br>70<br>65<br>60 | 80<br>75<br>70<br>65<br>60 | mA   |
| <b>Precharge Power-Down Current Slow Exit;</b> CKE: Low; External clock: On; tCK, CL: see timing used table; BL: 8; AL: 0; CS: stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: En- abled in Mode Registers; ODT Signal: stable at 0; Pre-charge Power Down Mode: Slow Exit                           | IDD2P0 | 1866<br>1600<br>1333<br>1066<br>800 | 12<br>12<br>12<br>12<br>12 | 12<br>12<br>12<br>12<br>12 | mA   |
| <b>Precharge Power-Down Current Fast Exit;</b> CKE: Low; External clock: On; tCK, CL: see timing used table; BL: 8; AL: 0; CS: stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: En- abled in Mode Registers; ODT Signal: stable at 0; Pre-charge Power Down Mode: Fast Exit                            | IDD2P1 | 1866<br>1600<br>1333<br>1066<br>800 | 19<br>18<br>17<br>16<br>15 | 19<br>18<br>17<br>16<br>15 | mA   |
| <b>Precharge Standby Current;</b> CKE: High; External clock: On; tCK, CL: see timing used table; BL: 8; AL: 0; CS: stable at 1; Command, Address: partially toggling; Data IO: FLOATING; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: En- abled in Mode Registers; ODT Signal: stable at 0                                                                        | IDD2N  | 1866<br>1600<br>1333<br>1066<br>800 | 25<br>25<br>25<br>25<br>25 | 25<br>25<br>25<br>25<br>25 | mA   |
| <b>Precharge Standby ODT Current;</b> CKE: High; External clock: On; tCK, CL: see timing used table; BL: 8; AL: 0; CS: stable at 1; Command, Address: partially toggling; Data IO: FLOATING; DM:stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: En- abled in Mode Registers; ODT Signal: toggling                                                                       | IDD2NT | 1866<br>1600<br>1333<br>1066<br>800 | 30<br>30<br>30<br>30<br>30 | 30<br>30<br>30<br>30<br>30 | mA   |
| <b>Precharge Quiet Standby Current;</b> CKE: High; External clock: On; tCK, CL: see timing used table; BL: 8; AL: 0; CS: stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks closed; Output Buffer and RTT: Enabled in Mode Reg- isters; ODT Signal: stable at 0                                                                        | IDD2Q  | 1866<br>1600<br>1333<br>1066<br>800 | 25<br>25<br>25<br>25<br>25 | 25<br>25<br>25<br>25<br>25 | mA   |
| <b>Active Power-Down Current;</b> CKE: Low; External clock: On; tCK, CL: see timing used table; BL: 8; AL: 0; CS: stable at 1; Command, Address: stable at 0; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0                                                                                   | IDD3P  | 1866<br>1600<br>1333<br>1066<br>800 | 22<br>22<br>22<br>22<br>22 | 22<br>22<br>22<br>22<br>22 | mA   |

| Conditions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | Symbol | Data rate (Mbps)                    | IDD max. 1.5V                   | IDD max. 1.35V                  | Unit |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------|-------------------------------------|---------------------------------|---------------------------------|------|
| <b>Active Standby Current;</b> CKE: High; External clock: On; tCK, CL: see timing used table; BL: 8; AL: 0; CS: stable at 1; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: all banks open; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0                                                                                                                                                                                               | IDD3N  | 1866<br>1600<br>1333<br>1066<br>800 | 34<br>32<br>30<br>28<br>26      | 34<br>32<br>30<br>28<br>26      | mA   |
| <b>Operating Burst Read Current;</b> CKE: High; External clock: On; tCK, CL: see timing used table; BL: 8; AL: 0; CS: High between RD; Command, Address: partially toggling; Data IO: seamless read data burst with different data between one burst and the next one; DM: stable at 0; Bank Activity: all banks open, RD commands cycling through banks: 0,0,1,1,2,2,...; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0                                                          | IDD4R  | 1866<br>1600<br>1333<br>1066<br>800 | 150<br>135<br>120<br>105<br>90  | 150<br>135<br>120<br>105<br>90  | mA   |
| <b>Operating Burst Write Current;</b> CKE: High; External clock: On; tCK, CL: see timing used table; BL: 8; AL: 0; CS: High between WR; Command, Address: partially toggling; Data IO: seamless write data burst with different data between one burst and the next one; DM: stable at 0; Bank Activity: all banks open, WR commands cycling through banks: 0,0,1,1,2,2,...; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at HIGH                                                     | IDD4W  | 1866<br>1600<br>1333<br>1066<br>800 | 165<br>150<br>135<br>120<br>105 | 165<br>150<br>135<br>120<br>105 | mA   |
| <b>Burst Refresh Current;</b> CKE: High; External clock: On; tCK, CL, nRFC: see timing used table; BL: 8; AL: 0; CS: High between REF; Command, Address: partially toggling; Data IO: FLOATING; DM: stable at 0; Bank Activity: REF command every nRFC; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0                                                                                                                                                                             | IDD5B  | 1866<br>1600<br>1333<br>1066<br>800 | 160<br>160<br>160<br>160<br>160 | 160<br>160<br>160<br>160<br>160 | mA   |
| <b>Self Refresh Current: Normal Temperature Range; TCASE: 0- 85°C;</b> Auto Self-Refresh (ASR): Disabled; Self-Refresh Temperature Range (SRT): Normal; CKE: Low; External clock: Off; CK and CK: LOW; CL: see timing used table; BL: 8; AL: 0; CS, Command, Address, Data IO: FLOATING; DM: stable at 0; Bank Activity: Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers; ODT signal: FLOATING                                                                                       | IDD6   | 1866<br>1600<br>1333<br>1066<br>800 | 12                              | 12                              | mA   |
| <b>Self Refresh Current: Extended Temperature Range; TCASE: 0- 95°C;</b> Auto Self-Refresh (ASR): Disabled; Self-Refresh Temperature Range (SRT): Extended; CKE: Low; External clock: Off; CK and CK: LOW; CL: see timing used table; BL: 8; AL: 0; CS, Command, Address, Data IO: FLOATING; DM: stable at 0; Bank Activity: Extended Temperature Self-Refresh operation; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: FLOATING                                                              | IDD6ET | 1866<br>1600<br>1333<br>1066<br>800 | 17                              | 17                              | mA   |
| <b>Operating Bank Interleave Read Current;</b> CKE: High; External clock: On; tCK, nRC, nRAS, nRCD, nRRD, nFAW, CL: see timing used table; BL: 8; AL: CL-1; CS: High between ACT and RDA; Command, Address: partially toggling; Data IO: read data burst with different data between one burst and the next one; DM: stable at 0; Bank Activity: twotimes interleaved cycling through banks (0, 1, ...7) with different addressing; Output Buffer and RTT: Enabled in Mode Registers; ODT Signal: stable at 0 | IDD7   | 1866<br>1600<br>1333<br>1066<br>800 | 215<br>195<br>175<br>155<br>135 | 215<br>195<br>175<br>155<br>135 | mA   |
| <b>RESET Low Current;</b> RESET: Low; External clock: off; CK and CK: LOW; CKE: FLOATING; CS, Command, Address, Data IO: FLOATING; ODT Signal: FLOATING                                                                                                                                                                                                                                                                                                                                                       | IDD8   | 1866<br>1600<br>1333<br>1066<br>800 | 12                              | 12                              | mA   |


**NOTE :**

- 1) Burst Length: BL8 fixed by MRS: set MR0 A[1,0]=00B
- 2) Output Buffer Enable: set MR1 A[12] = 0B; set MR1 A[5,1] = 01B; RTT\_Nom enable: set MR1 A[9,6,2] = 011B; RTT\_Wr enable: set MR2 A[10,9] = 10B

## 5 Package Outlines

**Figure 5** reflects the current status of the outline dimensions of the DDR3(L) packages for 4Gbit components x16 configuration. For functional description of each ball see [Chapter 1.4](#).

**FIGURE 5**  
Package outline



## 6 Product Type Nomenclature

For reference the UnilC SDRAM component nomenclature is enclosed in this chapter.

**TABLE 38**  
**Examples for Nomenclature Fields**

| Example for  | Field Number |    |   |    |    |   |   |   |   |     |
|--------------|--------------|----|---|----|----|---|---|---|---|-----|
|              | 1            | 2  | 3 | 4  | 5  | 6 | 7 | 8 | 9 | 10  |
| DDR3(L) DRAM | HXB          | 15 | H | 4G | 16 | 0 | A | F | – | 13K |

**TABLE 39**  
**DDR3 (L) Memory Components**

| Field | Description               | Values | Coding                                                           |
|-------|---------------------------|--------|------------------------------------------------------------------|
| 1     | UnilC Component Prefix    | HXB    | Memory components, standard temperature range (0°C – +95 °C)     |
|       |                           | HXI    | Memory components, industrial temperature range (-40°C – +95 °C) |
| 2     | Interface Voltage [V]     | 18     | SSTL_18, + 1.8 V (± 0.1 V)                                       |
|       |                           | 15     | SSTL_15, + 1.5 V (± 0.1 V)                                       |
|       |                           | 13     | VDD, VDDQ= 1.283V to 1.45V ;Typical:1.35V                        |
| 3     | DRAM Technology           | H      | DDR3 (L)                                                         |
| 4     | Component Density [Mbit]  | 32     | 32 Mbit                                                          |
|       |                           | 64     | 64 Mbit                                                          |
|       |                           | 128    | 128 Mbit                                                         |
|       |                           | 256    | 256 Mbit                                                         |
|       |                           | 512    | 512 Mbit                                                         |
|       |                           | 1G     | 1 Gbit                                                           |
|       |                           | 2G     | 2 Gbit                                                           |
|       |                           | 4G     | 4 Gbit                                                           |
| 5     | Number of I/Os            | 40     | × 4                                                              |
|       |                           | 80     | × 8                                                              |
|       |                           | 16     | × 16                                                             |
| 6     | Product Variant           | 0 .. 9 | –                                                                |
| 7     | Die Revision              | A      | First                                                            |
|       |                           | B      | Second                                                           |
|       |                           | C      | Third                                                            |
| 8     | Package, Lead-Free Status | C      | FBGA, lead-containing                                            |
|       |                           | F      | FBGA, lead-free                                                  |
| 9     | Power                     | –      | Standard power product                                           |
|       |                           | L      | Low power product                                                |

| Field | Description | Values | Coding                 |
|-------|-------------|--------|------------------------|
| 10    | Speed Grade | 19F    | CL-tRCD-tRP = 7-7-7    |
|       |             | 19G    | CL-tRCD-tRP = 8-8-8    |
|       |             | 15G    | CL-tRCD-tRP = 8-8-8    |
|       |             | 15H    | CL-tRCD-tRP = 9-9-9    |
|       |             | 13K    | CL-tRCD-tRP = 11-11-11 |
|       |             | 11M    | CL-tRCD-tRP = 13-13-13 |

## List of Figures

|          |                                                                                          |    |
|----------|------------------------------------------------------------------------------------------|----|
| Figure 1 | Ballout for 256 Mb ×16 Components (PG-TFBGA-96) . . . . .                                | 6  |
| Figure 2 | Reference Load for AC Timings and Output Slew Rates . . . . .                            | 22 |
| Figure 3 | AC Overshoot / Undershoot Definitions for Address and Control Signals. . . . .           | 30 |
| Figure 4 | AC Overshoot / Undershoot Definitions for Clock, Data, Strobe and Mask Signals . . . . . | 31 |
| Figure 5 | Package Outline Dimensions . . . . .                                                     | 54 |

## List of Tables

|          |                                                                                            |    |
|----------|--------------------------------------------------------------------------------------------|----|
| Table 1  | Ordering Information for 4Gbit DDR3(L) Components . . . . .                                | 4  |
| Table 2  | 4Gbit DDR3(L) SDRAM Addressing . . . . .                                                   | 5  |
| Table 3  | Input / Output Signal Functional Description . . . . .                                     | 7  |
| Table 4  | Command Truth Table . . . . .                                                              | 9  |
| Table 5  | Clock Enable (CKE) Truth Table for Synchronous Transitions . . . . .                       | 10 |
| Table 6  | Data Mask (DM) Truth Table . . . . .                                                       | 11 |
| Table 7  | MR0 Mode register Definition (BA[2:0]=000 <sub>B</sub> ) . . . . .                         | 12 |
| Table 8  | MR1 Mode Register Definition (BA[2:0]=001 <sub>B</sub> ) . . . . .                         | 14 |
| Table 9  | MR2 Mode Register Definition (BA[2:0]=010 <sub>B</sub> ) . . . . .                         | 16 |
| Table 10 | MR3 Mode Register Definition (BA[2:0]=011 <sub>B</sub> ) . . . . .                         | 18 |
| Table 11 | Bit Order during Burst . . . . .                                                           | 19 |
| Table 12 | Absolute Maximum Ratings . . . . .                                                         | 20 |
| Table 13 | SDRAM Component Operating Temperature Range . . . . .                                      | 20 |
| Table 14 | DC Operating Conditions . . . . .                                                          | 21 |
| Table 15 | Input and Output Leakage Currents . . . . .                                                | 21 |
| Table 16 | DC and AC Input Levels for Single-Ended Command, Address and Control Signals . . . . .     | 23 |
| Table 17 | DC and AC Input Levels for Single-Ended DQ and DM Signals . . . . .                        | 23 |
| Table 18 | Differential swing requirement for clock (CK - /CK) and strobe (DQS - / DQS) . . . . .     | 24 |
| Table 19 | Allowed Time Before Ringback ( $t_{D\text{VAC}}$ ) for CK - /CK and DQS - /DQS . . . . .   | 24 |
| Table 20 | Each Single-Ended Levels for CK, DQS, /CK, /DQS . . . . .                                  | 25 |
| Table 21 | Cross Point Voltage for Differential Input Signals (CK, DQS) . . . . .                     | 25 |
| Table 22 | DC and AC Output Levels for Single-Ended Signals . . . . .                                 | 25 |
| Table 23 | AC Output Levels for Differential Signals . . . . .                                        | 26 |
| Table 24 | Output Slew Rates . . . . .                                                                | 26 |
| Table 25 | ODT DC Impedance and Mid-Level Characteristics . . . . .                                   | 27 |
| Table 26 | ODT DC Impedance after proper IO Calibration and Voltage/Temperature Drift . . . . .       | 27 |
| Table 27 | OTD DC Impedance Sensitivity Parameters . . . . .                                          | 28 |
| Table 28 | Interface Capacitance Values . . . . .                                                     | 29 |
| Table 29 | AC Overshoot / Undershoot Specification for Address and Control Signals . . . . .          | 31 |
| Table 30 | AC Overshoot / Undershoot Specification for Clock, Data, Strobe and Mask Signals . . . . . | 31 |
| Table 31 | DDR3-800 Speed Bins . . . . .                                                              | 34 |
| Table 32 | DDR3-1066 Speed Bins . . . . .                                                             | 34 |
| Table 33 | DDR3(L)-1333 Speed Bins . . . . .                                                          | 35 |
| Table 34 | DDR3(L)-1600 Speed Bins . . . . .                                                          | 36 |
| Table 35 | DDR3-1866 Speed Bins . . . . .                                                             | 37 |
| Table 36 | AC Timing Parameters . . . . .                                                             | 39 |
| Table 37 | IDD Specifications . . . . .                                                               | 53 |
| Table 38 | Example for Nomenclature Fields . . . . .                                                  | 56 |
| Table 39 | DDR3(L) memory component . . . . .                                                         | 56 |

**Edition 2017-08**  
**Published by**  
**Xi'an UnilC Semiconductors CO., Ltd.**

**Xi'an: 4th Floor, Building A,**  
**No. 38 Gaoxin 6th Road,**  
**Xian High-tech Industries Development Zone**  
**Xi'an, Shaanxi 710075, P. R. China**  
**Tel: +86-29-88318000**  
**Fax: +86-29-88453299**

**info@unisemicon.com**

**©UnilC 2017.**  
**All Rights Reserved.**

#### **Legal Disclaimer**

THE INFORMATION GIVEN IN THIS INTERNET DATA SHEET SHALL IN NO EVENT BE REGARDED AS A GUARANTEE OF CONDITIONS OR CHARACTERISTICS. WITH RESPECT TO ANY EXAMPLES OR HINTS GIVEN HEREIN, ANY TYPICAL VALUES STATED HEREIN AND/OR ANY INFORMATION REGARDING THE APPLICATION OF THE DEVICE, UNiC HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND, INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY.

#### **Information**

For further information on technology, delivery terms and conditions and prices please contact your nearest UnilC Office.

#### **Warnings**

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest UnilC Office.

UnilC Components may only be used in life-support devices or systems with the express written approval of UnilC, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

[www.unisemicon.com](http://www.unisemicon.com)