


## General description

The JSM82C251T is intended for use in applications employing the Controller Area Network(CAN)serial communication physical layer in accordance with the ISO 11898 Standard.The JSM82C251T provides differential transmit capability to the bus and differential receive capability to a CAN controller at speeds up to 5Mbps.Designed for operation in harsh environments. The device features cross-wire, overvoltage and loss of ground protection to +40V. Also featured are overtemperature protection as well as -7V to 12V common-mode range,and tolerance to transients +200V. The transceiver interfaces the single-ended CAN controller with the differential CAN bus found in industrial,building automation, and automotive applications.



## Applications

- CAN Data Buses
- Industrial Automation
- Building and Climate Control (HVAC)
- Telecommunications and Base Station Control and Status
- CAN Bus Standards Such as CAN open


## Features and benefits

- Fully compatible with the “ ISO 11898-24 V” standard
- Meets or Exceeds ISO 11898
- Slope control to reduce Radio Frequency Interference (RFI)
- Thermally protected
- Short-circuit proof to battery and ground in 24 V powered systems
- Bus-Fault Protection of  $\pm 40V$
- Bus Pin ESD Protection Exceeds 16kV HBM
  - Low-current Standby mode
- An unpowered node does not disturb the bus lines
- At least 120 nodes can be connected
- Signaling Rates up to 5Mbps
- Low-Current Standby Mode: 400 $\mu A$  Typical
- High immunity against electromagnetic interference.
- Glitch-Free Power-Up and Power-Down CAN Bus industrial, building automation, and automotive Protection for Hot-Plugging

## Ordering Information

| Ordernumber | Package | Marking    | Operation Temperature Range | MSL Grade | Ship,Quantity | Green |
|-------------|---------|------------|-----------------------------|-----------|---------------|-------|
| JSM82C251T  | SOP-8   | JSM82C251T | -40 to 125°C                | 3         | T&R,2500      | RoHS  |

## Pinning information



Pin configuration

| Pin              |     | Type   | Description                                                                                                                                           |
|------------------|-----|--------|-------------------------------------------------------------------------------------------------------------------------------------------------------|
| Name             | No. |        |                                                                                                                                                       |
| TXD              | 1   | I      | CAN transmit data input (LOW for dominant and HIGH for recessive bus states), driver input                                                            |
| GND              | 2   | GND    | Ground connection                                                                                                                                     |
| Vcc              | 3   | Supply | Transceiver 5V supply Voltage                                                                                                                         |
| RXD              | 4   | O      | CAN receive data output (LOW for dominant and HIGH for recessive bus states)                                                                          |
| V <sub>ref</sub> | 5   | O      | Vcc /2 reference output pin                                                                                                                           |
| CANL             | 6   | I/O    | Low level CAN bus line                                                                                                                                |
| CANH             | 7   | I/O    | High level CAN bus line                                                                                                                               |
| Rs               | 8   | I      | Mode select pin: strong pulldown to GND = high-speed mode, strong pull up to Vcc = low-power mode, 10kΩ to 100kΩ pulldown to GND = slope control mode |

## Functional description

The JSM82C251T is intended for use in applications employing the Controller Area Network(CAN)serial communication physical layer in accordance with the ISO 11898 Standard.The JSM82C251T provides differential transmit capability to the bus and differential receive capability to a CAN controller at speeds up to 5Mbps.Designed for operation in harsh environments. The device features cross-wire,overvoltage and loss of ground protection to +40V.Also featured are overtemperature protection as well as -7V to 12V common-mode range,and tolerance to transients o+200V. The transceiver interfaces the single-ended CAN controller with the differential CAN bus found in industrial,building automation, and automotive applications.

Rs, pin 8,selects one of three different modes of operation:high-speed,slope control,or low-power mode. The high-speed mode of operation is selected by connecting pin 8 to ground,allowing the transmitter output transistors to switch as fast as possible with no limitation on the rise and fall slope.The rise and fall slope can be adjusted by connecting a resistor to ground at pin 8; the slope is proportional to the pin's output current. Slope control with an external resistor value of 10kΩ gives about 15V/us slew rate; 100kΩ gives about 10V/us slew rate.

If a high logic level is applied to the Rs pin 8, the device enters a low-current standby mode where the driver is switched off and the receiver remains active.The local protocol controller returns the device to the normal mode when it transmits to the bus.

## Specifications

### Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)(2)</sup>

|                                                         |                              |           | Min  | Max     | Unit |
|---------------------------------------------------------|------------------------------|-----------|------|---------|------|
| Supply Voltage, Vcc                                     |                              |           | -0.3 | 7       | V    |
| Voltage at any bus terminal (CANH or CANL)              |                              |           | -40  | 40      | V    |
| Transient voltage per ISO 7637, pulse 1,2,3a,3b         | CANH,CANL                    |           | -200 | 200     | V    |
| Input voltage, V <sub>I</sub> (D,R <sub>s</sub> , or R) |                              |           | -0.3 | Vcc+0.5 | V    |
| Receiver output current, I <sub>O</sub>                 |                              |           | -11  | 11      | mA   |
| Electrical fast transient/burst                         | IEC 6100-4-4, Classification | CANH,CANL | -3   | 3       | kV   |

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All Voltage Values, except differential I/O bus Voltages, are with respect to network ground terminal.

### ESD Ratings

|                                               |                            | Value              | Unit   |
|-----------------------------------------------|----------------------------|--------------------|--------|
| V <sub>(ESD)</sub><br>Electrostatic discharge | Human body model (HBM)     | CANH, CANL and GND | ±16000 |
|                                               |                            | All pins           | ±4000  |
|                                               | Charged-device model (CDM) |                    | ±1000  |

### Recommended Operating Conditions

| PARAMETER                                                                   | Min                 | NOM                | Max                | Unit |
|-----------------------------------------------------------------------------|---------------------|--------------------|--------------------|------|
| Supply Voltage, V <sub>CC</sub>                                             | 4.5                 |                    | 5.5                | V    |
| Voltage at any bus terminal (common mode) V <sub>I</sub> or V <sub>IC</sub> | -7                  |                    | 12                 | V    |
| High-level input Voltage, V <sub>IH</sub>                                   | D input             | 0.7V <sub>CC</sub> |                    | V    |
| Low-level input Voltage, V <sub>IL</sub>                                    | D input             |                    | 0.3V <sub>CC</sub> | V    |
| Differential input Voltage, V <sub>ID</sub>                                 | -6                  |                    | 6                  | V    |
| Input Voltage to Rs, V <sub>I(Rs)</sub>                                     | 0                   |                    | V <sub>CC</sub>    | V    |
| Input Voltage at Rs for standby, V <sub>I(Rs)</sub>                         | 0.75V <sub>CC</sub> |                    | V <sub>CC</sub>    | V    |
| Wave-shaping resistance, Rs                                                 | 0                   |                    | 100                | kΩ   |
| High-level output current, I <sub>OH</sub>                                  | Driver              | -50                |                    | mA   |
|                                                                             | Receiver            | -8                 |                    |      |
| Low-level output current, I <sub>OL</sub>                                   | Driver              |                    | 50                 | mA   |
|                                                                             | Receiver            |                    | 8                  |      |
| Operating free-air temperature, T <sub>A</sub>                              | -40                 |                    | 125                | °C   |
| Junction temperature, T <sub>J</sub>                                        |                     |                    | 145                | °C   |

(1) The algebraic convention, in which the least positive (most negative) limit is designated as minimum is used in this data sheet.

### Thermal Information

| Symbol               | Parameter                                   | Conditions  | Typ | Unit |
|----------------------|---------------------------------------------|-------------|-----|------|
| R <sub>th(j-a)</sub> | Thermal resistance from junction to ambient | In free air | 160 | K/W  |

### Electrical Characteristics: Driver

over recommended operating conditions (unless otherwise noted)

| Parameter       | Test Conditions | Min                                          | Typ | Max | Unit |
|-----------------|-----------------|----------------------------------------------|-----|-----|------|
| I <sub>CC</sub> | Standby         | Rs at V <sub>CC</sub> , D at V <sub>CC</sub> | 400 | 600 | μA   |
|                 | Dominant        | D at 0V, 60Ω load, Rs at 0V                  | 1   | 2   | mA   |
|                 | Recessive       | D at V <sub>CC</sub> , no load, Rs at 0V     | 1   | 2   |      |

### Electrical Characteristics: Driver

over recommended operating conditions (unless otherwise noted)

| Parameter            |                                           |                                         | Test Conditions                                               |                    | Min  | Typ <sup>(1)</sup> | Max             | Unit |
|----------------------|-------------------------------------------|-----------------------------------------|---------------------------------------------------------------|--------------------|------|--------------------|-----------------|------|
| V <sub>OH</sub>      | Bus output Voltage                        | Dominant                                | D= 0V, Rs=0V, T ≥ -40°C                                       | CANH, Figure 1, 2  | 3.5  |                    | V <sub>CC</sub> | V    |
|                      |                                           |                                         |                                                               | CANL, Figure 1, 2  | 0.5  |                    | 2               |      |
| V <sub>OL</sub>      |                                           | Recessive                               | D= 0.7V <sub>CC</sub> , Rs=0V,                                | CANH, Figure 1, 2  | 3    | 3.5                | 4               |      |
|                      |                                           |                                         |                                                               | CANL, Figure 1, 2  | 3    | 3.5                | 4               |      |
| V <sub>OD(D)</sub>   | Differential output Voltage               | Dominant                                | D=0V, Rs=0V                                                   | Figure 1           | 2.5  | 3.2                | 3.5             | V    |
|                      |                                           |                                         | D=0V, Rs=0V, R <sub>NODE</sub> = 330Ω                         | Figure 3           | 2.5  | 3.2                | 3.5             |      |
|                      |                                           |                                         | D=0V, Rs=0V, R <sub>NODE</sub> = 165Ω, V <sub>CC</sub> ≥4.75V | Figure 1, 2        | 2.5  | 3.2                | 3.5             |      |
| V <sub>OD(R)</sub>   |                                           | Recessive                               | D=0.7V <sub>CC</sub>                                          | See Figure 1       | -120 | 0                  | 12              | mV   |
|                      |                                           |                                         | D=0.7V <sub>CC</sub> T ≤ 85°C                                 | No load            | -0.5 | -0.2               | 0.05            | V    |
| V <sub>OC</sub> (pp) |                                           | Peak-to-peak common-mode output voltage |                                                               | Figure 9, Rs at 0V |      |                    | 600             |      |
| I <sub>IH</sub>      | High-level input current                  |                                         | D at 0.7V <sub>CC</sub>                                       |                    | -10  |                    | 10              | μA   |
| I <sub>IL</sub>      | Low-level input current                   |                                         | D at 0.3V <sub>CC</sub>                                       |                    | -10  |                    | 15              | μA   |
| I <sub>OS</sub>      | Short-circuit output current              |                                         | Figure 11, V <sub>CANH</sub> at -7V, CANL Open                |                    | -200 |                    |                 | mA   |
|                      |                                           |                                         | Figure 11, V <sub>CANH</sub> at 12V, CANL Open                |                    |      |                    | 200             |      |
|                      |                                           |                                         | Figure 11, V <sub>CANL</sub> at -7V, CANH Open                |                    | -200 |                    |                 |      |
|                      |                                           |                                         | Figure 11, V <sub>CANL</sub> at 12V, CANH Open                |                    |      |                    | 200             |      |
| C <sub>O</sub>       | Output capacitance                        |                                         | See receiver input capacitance                                |                    |      |                    |                 |      |
| I <sub>OZ</sub>      | High-impedance output current             |                                         | See receiver input current                                    |                    |      |                    |                 |      |
| I <sub>IRs(s)</sub>  | Rs input current for standby              |                                         | Rs at 0.75V <sub>CC</sub>                                     |                    | -10  |                    |                 | μA   |
| I <sub>IRs(f)</sub>  | Rs input current for full speed operation |                                         | Rs at 0V                                                      |                    | -450 |                    | 0               | μA   |

(1) All typical Values are at 25°C and with a 5V supply.

### Electrical Characteristics: Receiver

over recommended operating conditions (unless otherwise noted)

| Parameter        |                                                          | Test Conditions                                                           |                                                | Min                | Typ <sup>(1)</sup> | Max                | Unit |
|------------------|----------------------------------------------------------|---------------------------------------------------------------------------|------------------------------------------------|--------------------|--------------------|--------------------|------|
| V <sub>IT+</sub> | Positive-going input threshold Voltage                   | Rs at 0V, (See Table 1)                                                   |                                                |                    | 800                | 900                | mV   |
| V <sub>IT-</sub> | Negative-going input threshold Voltage                   |                                                                           |                                                | 500                | 700                |                    |      |
| V <sub>hys</sub> | Hysteresis Voltage (V <sub>IT+</sub> –V <sub>IT-</sub> ) |                                                                           |                                                |                    | 100                |                    |      |
| V <sub>OH</sub>  | High-level output Voltage                                | Figure 6, I <sub>O</sub> = –4mA                                           |                                                | 0.8V <sub>CC</sub> |                    |                    | V    |
| V <sub>OL</sub>  | Low-level output Voltage                                 | Figure 6, I <sub>O</sub> = 4mA                                            |                                                |                    |                    | 0.2V <sub>CC</sub> |      |
| I <sub>I</sub>   | Bus input current                                        | CANH or CANL at 12V                                                       | Other input at 0V, Rs=0V, D=0.7V <sub>CC</sub> |                    |                    | 600                | μA   |
|                  |                                                          | CANH or CANL at 12V, V <sub>CC</sub> =0V                                  |                                                |                    |                    | 715                |      |
|                  |                                                          | CANH or CANL at 12V                                                       |                                                | -460               |                    |                    |      |
|                  |                                                          | CANH or CANL at 12V, V <sub>CC</sub> =0V                                  |                                                | -340               |                    |                    |      |
| C <sub>I</sub>   | Input capacitance, (CANH or CANL)                        | Pin-to-ground, V <sub>I</sub> = 0.4 sin(4E6πt)+0.5V, D=0.7V <sub>CC</sub> |                                                |                    | 20                 |                    | pF   |
| C <sub>ID</sub>  | Differential input capacitance                           | Pin-to-Pin, V <sub>I</sub> = 0.4 sin(4E6πt) + 0.5V, D=0.7V <sub>CC</sub>  |                                                |                    | 10                 |                    | pF   |
| R <sub>ID</sub>  | Differential input resistance                            | D at 0.7V <sub>CC</sub> , Rs at 0V                                        |                                                | 40                 | 70                 | 100                | kΩ   |
| R <sub>IN</sub>  | CANH, CANL input resistance                              | D at 0.7V <sub>CC</sub> , Rs at 0V                                        |                                                | 20                 | 35                 | 50                 | kΩ   |
|                  | Receiver noise rejection                                 | See Figure 13                                                             |                                                |                    |                    |                    |      |

### VREF-Pin Characteristics

over recommended operating conditions (unless otherwise noted)

| Parameter | Test Conditions          | Min                                    | Typ     | Max     | Unit |
|-----------|--------------------------|----------------------------------------|---------|---------|------|
| Vo        | Reference output voltage | $-5\mu\text{A} < I_o < 5\mu\text{A}$   | 0.45Vcc | 0.55Vcc | V    |
|           |                          | $-50\mu\text{A} < I_o < 50\mu\text{A}$ | 0.4Vcc  | 0.6Vcc  |      |

### Power Dissipation Characteristics

| Parameter | Test Conditions                       | Min                                                                                              | Typ  | Max | Unit |
|-----------|---------------------------------------|--------------------------------------------------------------------------------------------------|------|-----|------|
| Pd        | Device power dissipation              | Vcc = 5V, Tj = 27°C, RL = 60 Ω,<br>RS at 0V, Input to D a 500kHz<br>50% duty cycle square wave   | 97.7 |     | mW   |
|           |                                       | Vcc = 5.5V, Tj = 27°C, RL = 60 Ω,<br>RS at 0V, Input to D a 500kHz<br>50% duty cycle square wave | 14.2 |     |      |
| TSD       | Thermal shutdown junction temperature |                                                                                                  | 165  |     | °C   |

### Switching Characteristics: Driver

over recommended operating conditions (unless otherwise noted)

| Parameter | Test Conditions                                     | Min                                | Typ | Max | Unit |
|-----------|-----------------------------------------------------|------------------------------------|-----|-----|------|
| tPLH      | Propagation delay time,<br>low-to-high-level output | Figure 4, Rs at 0V                 | 55  | 85  | ns   |
|           |                                                     | Figure 4, Rs with 10 kΩ to ground  | 80  | 125 |      |
|           |                                                     | Figure 4, Rs with 100 kΩ to ground | 110 | 160 |      |
| tPHL      | Propagation delay time,<br>high-to-low-level output | Figure 4, Rs at 0V                 | 80  | 120 |      |
|           |                                                     | Figure 4, Rs with 10 kΩ to ground  | 130 | 180 |      |
|           |                                                     | Figure 4, Rs with 100 kΩ to ground | 170 | 240 |      |
| tsk(p)    | Pulse skew ( tPHL - tPLH )                          | Figure 4, Rs at 0V                 | 25  | 50  |      |
|           |                                                     | Figure 4, Rs with 10 kΩ to ground  | 50  | 100 |      |
|           |                                                     | Figure 4, Rs with 100 kΩ to ground | 60  | 120 |      |
| tr        | Differential output signal rise time                | Figure 4, Rs at 0V                 | 25  | 50  |      |
| tr        | Differential output signal fall time                |                                    | 30  | 40  |      |
| tr        | Differential output signal rise time                | Figure 4, Rs with 10 kΩ to ground  | 40  | 70  |      |
| tr        | Differential output signal fall time                |                                    | 45  | 60  |      |
| tr        | Differential output signal rise time                | Figure 4, Rs with 100 kΩ to ground | 60  | 100 |      |
| tr        | Differential output signal fall time                |                                    | 70  | 90  |      |
| ten       | Enable time from standby to dominant                | Figure 8                           |     | 0.5 | μs   |

### Switching Characteristics: Device

over recommended operating conditions (unless otherwise noted)

| Parameter | Test Conditions                                                             | Min                                | Typ | Max | Unit |
|-----------|-----------------------------------------------------------------------------|------------------------------------|-----|-----|------|
| t(LOOP1)  | Total loop delay, driver input to<br>receiver output, recessive to dominant | Rs at 0V                           | 90  | 130 | ns   |
|           |                                                                             | Rs with 10kΩ to ground             | 135 | 205 |      |
|           |                                                                             | Rs with 100kΩ to ground            | 180 | 260 |      |
| t(LOOP2)  | Total loop delay, driver input to<br>receiver output, dominant to recessive | Rs at 0V                           | 120 | 140 |      |
|           |                                                                             | Rs with 10kΩ to ground             | 180 | 215 |      |
|           |                                                                             | Rs with 100kΩ to ground            | 240 | 280 |      |
| t(LOOP2)  | Total loop delay, driver input to<br>receiver output, dominant to recessive | Rs at 0V, Vcc from 4.5V to<br>5.1V | 105 | 145 |      |

### Switching Characteristics: Receiver

Over recommended operating conditions(unless otherwise noted)

| Parameter   |                                                  | Test Conditions           | Min | Typ | Max  | Unit |
|-------------|--------------------------------------------------|---------------------------|-----|-----|------|------|
| $t_{PLH}$   | Propagation delay time, low-to-high-level output | Figure 6                  |     | 35  | 50   | ns   |
| $t_{PHL}$   | Propagation delay time, high-to-low-level output |                           |     | 35  | 50   |      |
| $t_{sk(p)}$ | IPulse skew ( $ t_{PHL} - t_{PLH} $ )            |                           |     |     | 10   |      |
| $t_r$       | Output signal rise time                          |                           |     |     | 1.5  |      |
| $t_f$       | Output signal fall time                          |                           |     |     | 1.5  |      |
| $t_{p(sb)}$ | Propagation delay time in standby                | Figure 12, Rs at $V_{CC}$ |     | 500 | 1500 |      |

### Parameter Measurement Information




Figure1. Driver Voltage, Current, and Test Definition




Figure2. Bus Logic State Voltage Definitions






Figure3. Driver OD




- A. The input pulse is supplied by a generator having the following characteristics: Pulse repetition rate (PRR)  $\leq 125\text{kHz}$ , 50% duty cycle,  $t_r \leq 6\text{ns}$ ,  $t_f \leq 6\text{ns}$ ,  $Z_o = 50\Omega$ .
- B.  $C_L$  includes fixture and instrumentation capacitance.

**Figure 4. Driver Test Circuit and Voltage Waveforms**



**Figure 5. Receiver Voltage and Current Definitions**



- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq 125\text{kHz}$ , 50% duty cycle,  $t_r \leq 6\text{ns}$ ,  $t_f \leq 6\text{ns}$ ,  $Z_O = 50\Omega$ .
- B.  $C_L$  includes instrumentation and fixture capacitance within  $\pm 20\%$ .

**Figure 6. Receiver Test Circuit and Voltage Waveforms**




Figure 7. Test Circuit, Transient Overvoltage Test

Table 1. Receiver Characteristics Over Common Mode With  $V_{(RS)}=1.2V$

| $V_{CANH}$ | $V_{CANL}$ | DIFFERENTIAL INPUT | OUTPUT |
|------------|------------|--------------------|--------|
| $V_{IC}$   | $V_{ID}$   | $ V_{ID} $         | R      |
| 12V        | 11.1V      | 900mV              | L      |
| -6.1V      | -7V        | 900mV              | L      |
| -1V        | -7V        | 6V                 | L      |
| 12V        | 6V         | 6V                 | L      |
| -6.5V      | -7V        | 500mV              | H      |
| 12V        | 11.5V      | 500mV              | H      |
| -7V        | -1V        | 6V                 | H      |
| 6V         | 12V        | 6V                 | H      |
| open       | open       | X                  | H      |






Figure 8. Ten Test Circuit and Voltage Waveforms




The input pulse is supplied by a generator having the following characteristics:  $\text{PRR} \leq 125 \text{ kHz}$ , 50% duty cycle,  $t_r \leq 6\text{ns}$ ,  $t_f \leq 6\text{ns}$ ,  $Z_O = 50 \Omega$ .


**Figure9. Peak-to-Peak Common Mode Output Voltage**



**Figure 10.  $T_{\text{LOOP}}$  Test Circuit and Voltage Waveforms**




**Figure 11. Driver Short-Circuit Test**



- A. The input pulse is supplied by a generator having the following characteristics:  $PRR \leq 125 \text{ kHz}$ , 50% duty cycle,  $t_r \leq 6\text{ns}$ ,  $t_f \leq 6\text{ns}$ ,  $Z_O = 50 \Omega$ .  
C.  $C_L$  includes instrumentation and fixture capacitance within  $\pm 20\%$ .

**Figure 12. Receiver Propagation Delay in Standby Test Circuit and Waveform**



| VID   | R1 | R2  |
|-------|----|-----|
| 500mV | 50 | 450 |
| 900mV | 50 | 227 |

- A. All input pulses are supplied by a generator having the following characteristics:  $f_{IN} < 1.5 \text{ MHz}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{V}$ .  
B. The receiver output should not change state during application of the common-mode input waveform.


**Figure 13. Common-Mode Input Voltage Rejection Test**

## Detailed Description

### Overview

The JSM82C251T CAN bus transceiver is compatible with the ISO 11898-2 High Speed CAN (Controller Area Network) physical layer standard. It is design to interface between the differential bus lines in controller area network and the CAN protocol controller at data rates up to 5Mbps.

### Functional Block Diagram



### Feature Description




Figure 14. Function Diagram (Positive Logic)

### Mode Control

$R_S$ , Pin 8, selects one of three possible modes of operation: high-speed, slope control, or low-power mode.

## High-Speed Mode


The high-speed mode of operation can be selected by setting RS (Pin 8) low. High-speed allows the output to switch as fast as possible with no internal limitations on the output rise and fall slopes. The CAN bus driver and receiver are fully operational and the CAN communication is bi-directional. The driver is translating a digital input on D to a differential output on CANH and CANL. The receiver is translating the differential signal from CANH and CANL to a digital output on R.

## Slope Control Mode

The rise and fall slope of the JSM82C251T driver output can be adjusted by connecting a resistor from Rs (Pin 8) to ground (GND), or to a low-level input voltage as shown in Figure 15. The slope of the driver output signal is proportional to the pin's output current. This slope control is implemented with an external resistor value of 10 k $\Omega$  to achieve a  $\sim 15\text{V}/\mu\text{s}$  slew rate, and up to 100 k $\Omega$  to achieve a  $\sim 10.0\text{V}/\mu\text{s}$  slew rate.

## Low-Power Mode

If a high-level input ( $>0.75\text{V}_{\text{CC}}$ ) is applied to RS (Pin 8), the circuit enters a low-current, listen only standby mode during which the driver is switched off and the receiver remains active. If using this mode to save system power while waiting for bus traffic, the local controller can monitor the R output pin for a falling edge which indicates that a dominant signal was driven onto the CAN bus. The local controller can then drive the RS pin low to return to slope control mode or high-speed mode.



**Figure 15. Function Diagram (Positive Logic)**

## Thermal Shutdown

The JSM82C251T has a thermal shutdown feature that turns off the driver outputs when the junction temperature nears  $165^{\circ}\text{C}$ . This shutdown prevents catastrophic failure from bus shorts, but does not protect the circuit from possible damage. The user should strive to maintain recommended operating conditions and not exceed absolute-maximum ratings at all times. If an JSM82C251T is subjected to many, or long-duration faults that can put the device into thermal shutdown, it should be replaced.


**Device Functional Modes**
**Table 2. Driver**

| Inputs | Voltage at $R_S, V_{RS}$ | Outputs |      | Bus State |
|--------|--------------------------|---------|------|-----------|
|        |                          | CANH    | CANL |           |
| L      | $V_{RS} < 1.2V$          | H       | L    | Dominant  |
| H      | $V_{RS} < 1.2V$          | Z       | Z    | Recessive |
| OPEN   | X                        | Z       | Z    | Recessive |
| X      | $V_{RS} > 0.75V_{CC}$    | Z       | Z    | Recessive |
| X      | OPEN                     | Z       | Z    | Recessive |

**Table 3. Receiver**

| Differential Inputs [ $V_{ID} = V(CANH) - V(CANL)$ ] | Bus State |
|------------------------------------------------------|-----------|
| $V_{ID} \geq 0.9V$                                   | L         |
| $0.5V < V_{ID} < 0.9V$                               | ?         |
| $V_{ID} \leq 0.5V$                                   | H         |
| OPEN                                                 | H         |


(1) H = high level; L = low level; X = irrelevant; ? = indeterminate; Z = high impedance


**Figure 16. Equivalent Input and Output Schematic Diagrams**


## Application and Implementation

### Application Information

The CAN bus has two states during powered operation of the device; dominant and recessive. A dominant bus state is when the bus is driven differentially, corresponding to a logic low on the D and R pin. A recessive bus state is when the bus is biased to  $V_{CC}/2$  via the high-resistance internal resistors  $R_{IN}$  and  $R_{ID}$  of the receiver, corresponding to a logic high on the D and R pins. See Figure 17 and Figure 18.



**Figure 17. CAN Bus States(Physical Bit Representation)**



**Figure 18. Simplified Recessive Common Mode Bias and Receiver**

The JSM82C251T CAN transceiver is typically used in applications with a host microprocessor or FPGA that includes the link layer portion of the CAN protocol. The different nodes on the network are typically connected through the use of a 120Ω characteristic impedance twisted pair cable with termination on both ends of the bus.

The basics of bus arbitration require that the receiver at the sending node designate the first bit as dominant or recessive after the initial wave of the first bit of a message travels to the most remote node on a network and back again. Typically, this sample is made at 75% of the bit width, and within this limitation, the maximum allowable signal distortion in a CAN network is determined by network electrical parameters.

Factors to be considered in network design include the 5 ns/m propagation delay of typical twisted-pair bus cable; signal amplitude loss due to the loss mechanisms of the cable; and the number, length, and spacing of drop-lines (stubs) on a network. Under strict analysis, variations among the different oscillators in a system must also be accounted for with adjustments in signaling rate and stub and bus length. Table 4 lists the maximum signaling rates achieved with the JSM82C251T in high-speed mode with several bus lengths of category-5, shielded twisted-pair cable.

| Bus Length(m) | Signaling Rate(kbps) |
|---------------|----------------------|
| 30            | 1000                 |
| 100           | 500                  |
| 250           | 250                  |
| 500           | 125                  |
| 1000          | 62.5                 |

Table 4 Maximum Signaling Rates for Various Cable Lengths

### Application Information(continued)

The ISO 11898 standard specifies a maximum bus length of 40 meters and maximum stub length of 0.3 meters with a maximum of 30 nodes. However, with careful design, users can have longer cables, longer stub lengths, and many more nodes on a bus. (Note: Non-standard application may come with a trade-off in signaling rate.) A bus with a large number of nodes requires a transceiver with high input impedance such as the JSM82C251T.

The Standard specifies the interconnect to be a single twisted-pair cable (shielded or unshielded) with 120Ω characteristic impedance ( $Z_0$ ). Resistors equal to the characteristic impedance of the line terminate both ends of the cable to prevent signal reflections. Unterminated drop-lines connect nodes to the bus and should be kept as short as possible to minimize signal reflections.

Connectors, while not specified by the ISO 11898 standard, should have as little effect as possible on standard operating parameters such as capacitive loading. Although unshielded cable is used in many applications, data transmission circuits employing CAN transceivers are usually used in applications requiring a rugged interconnection with a wide common-mode voltage range. Therefore, shielded cable is recommended in these electronically harsh environments, and when coupled with the -2V to 7V common-mode range of tolerable ground noise specified in the standard, helps to ensure data integrity. The JSM82C251T extends data integrity beyond that of the standard with an extended -7V to 12V range of common-mode operation.

### Typical Application





Figure 19. Typical Application Schematic

## Design Requirements

### Bus Loading, Length, and Number of Nodes

The ISO11898 Standard specifies up to 1Mbps data rate, maximum bus length of 40 meters, maximum drop line (stub) length of 0.3 meters and a maximum of 30 nodes. However, with careful network design, the system may have longer cables, longer stub lengths, and many more nodes to a bus. Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO11898 standard. They have made system level trade-offs for data rate, cable length, and parasitic loading of the bus.



**Figure 20. Typical CAN Bus**

A high number of nodes requires a transceiver with high input impedance and wide common mode range such as the JSM82C251T CAN transceiver. ISO11898-2 specifies the driver differential output with a 60Ω load (two 120Ω termination resistors in parallel) and the differential output must be greater than 1.5V. The JSM82C251T devices are specified to meet the 1.5V requirement with a 60Ω load, and additionally specified with a differential output voltage minimum of 1.2V across a common mode range of -2V to 7V via a 330Ω coupling network.

This network represents the bus loading of 120 JSM82C251T transceivers based on their minimum differential input resistance of 40kΩ. Therefore, the JSM82C251T supports up to 120 transceivers on a single bus segment with margin to the 1.2V minimum differential input voltage requirement at each node.

For CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings, network imbalances, ground offsets and signal integrity thus a practical maximum number of nodes may be lower. Bus length may also be extended beyond the original ISO 11898 standard of 40 meters by careful system design and data rate trade offs. For example, CAN open network design guidelines allow the network to be up to 1km with changes in the termination resistance, cabling, less than 64 nodes and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO 11898 CAN standard.

## Detailed Design Procedure

### CAN Termination

The ISO 11898 standard specifies the interconnect to be a twisted pair cable (shielded or unshielded) with 120Ω characteristic impedance (Z<sub>0</sub>). Resistors equal to the characteristic impedance of the line should be used to terminate both ends of the cable to prevent signal reflections. Unterminated drop lines (stubs) connecting nodes to the bus should be kept as short as possible to minimize signal reflections. The termination may be on the cable or in a node, but if nodes may be removed from the bus the termination must be carefully placed so that it is not removed from the bus.

Termination is typically a 120Ω resistor at each end of the bus. If filtering and stabilization of the common mode voltage of the bus is desired, then split termination may be used (see Figure 20). Split termination utilizes two 60Ω resistors with a capacitor in the middle of these resistors to ground. Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common mode voltages at the start and end of message transmissions.

### Typical Application(continued)

Care should be taken when determining the power ratings of the termination resistors. A typical worst case fault condition is if the system power supply and ground were shorted across the termination resistance which would result in much higher current through the termination resistance than the CAN transceiver's current limit.




Figure 21. CAN Termination

### Loop Propagation Delay

Transceiver loop delay is a measure of the overall device propagation delay, consisting of the delay from the driver input (D pin) to the differential outputs (CANH and CANL pins), plus the delay from the receiver inputs(CANH and CANL) to its output pin.

This loop delay will increase as the slope of the driver output is slowed during slope control mode. This increased loop delay means that there is a trade off between the total bus length able to be used and the driver's output slope used via the slope control pin of the device. For example, the loop delay for a 10kΩ resistor from the RS pin to ground is 100ns, and the loop delay for a 100kΩ resistor is 500ns. Therefore, if we use the following rule-of-thumb that the propagation delay of typical twisted pair bus cable is 5ns/m, we can calculate an approximate cable length trade-off between normal high-speed mode and slope control mode with a 100kΩ resistor. Using typical values, the loop delay For a recessive to dominant bit with RS tied directly to ground is 60ns, and with a 100kΩ resistor is 440ns. At 5ns/m of propagation delay, which you have to count in both directions the difference is 38 meters  $(440-60)/(2 \times 5)$ .

Another option to improving the electromagnetic emissions of the device besides slowing down the edge rates of the driver in slope control mode is using quality shielded bus cabling.

### Power Supply Recommendations

To ensure reliable operation at all data rates and supply voltages, each supply should be decoupled with a 100nF ceramic capacitor located as close as possible to the Vcc supply pins as possible.

## Layout

### Layout Guidelines

In order for the PCB design to be successful, start with design of the protection and filtering circuitry. Because ESD and EFT transients have a wide frequency bandwidth from approximately 3MHz to 3GHz, high frequency layout techniques must be applied during PCB design. On chip IEC ESD protection is good for laboratory and portable equipment but is usually not sufficient for EFT and surge transients occurring in industrial environments. Therefore robust and reliable bus node design requires the use of external transient protection devices at the bus connectors. Placement at the connector also prevents these harsh transient events from propagating further into the PCB and system.

Use Vcc and ground planes to provide low inductance. Note: high frequency current follows the path of least inductance and not the path of least resistance.

Design the bus protection components in the direction of the signal path. Do not force the transient current to divert from the signal path to reach the protection device.

An example placement of the Transient Voltage Suppression (TVS) device indicated as D1 (either bi-directional diode or Varistor solution) and bus filter capacitors C8 and C9 are shown in .

The bus transient protection and filtering components should be placed as close to the bus connector, J1, as possible. This prevents transients, ESD and noise from penetrating onto the board and disturbing other devices.

Bus termination: Figure 22 shows split termination. This is where the termination is split into two resistors, R7 and R8, with the center or split tap of the termination connected to ground Via capacitor C7. Split termination provides common mode filtering for the bus. When termination is placed on the board instead of directly on the bus, care must be taken to ensure the terminating node is not removed from the bus as this will cause signal integrity issues of the bus is not properly terminated on both ends. See the application section for information on power ratings needed for the termination resistor(s).

Bypass and bulk capacitors should be placed as close as possible to the supply pins of transceiver, examples C2, C3 (Vcc).

Use at least two Vias for Vcc and ground connections of bypass capacitors and protection devices to minimize trace and Via inductance.

To limit current of digital lines, serial resistors may be used. Examples are R1, R2, R3 and R4.

To filter noise on the digital IO lines, a capacitor may be used close to the input side of the IO as shown by C1 and C4. Since the internal pull up and pull down biasing of the device is weak for floating pins, an external 1k to 10k ohm pull-up or down resistor should be used to bias the state of the pin more strongly against noise during transient events.

Pin 1: If an open drain host processor is used to drive the D pin of the device an external pull-up resistor between 1k and 10k ohms should be used to drive the recessive input state of the device (R1).

Pin 8: is shown assuming the mode pin, Rs, will be used. If the device will only be used in normal mode or slope control mode, R3 is not needed and the pads of C4 could be used for the pull down resistor to GND.

Pin 5 in is shown for the JSM82C251T and JSM82C251T devices which have a Vref output Voltage reference. If used, this pin should be tied to the common mode point of the split termination. If this feature is not used, the pin can be left floating.

### Layout Example








Figure 22. Layout Example Recommendation

## Package Information

### SOIC-8



RECOMMENDED LAND PATTERN (Unit: mm)



| Symbol   | Dimensions In Millimeters |       | Dimensions In Inches |       |
|----------|---------------------------|-------|----------------------|-------|
|          | Min                       | Max   | Min                  | Max   |
| A        | 1.350                     | 1.750 | 0.053                | 0.069 |
| A1       | 0.100                     | 0.250 | 0.004                | 0.010 |
| A2       | 1.350                     | 1.550 | 0.053                | 0.061 |
| b        | 0.330                     | 0.510 | 0.013                | 0.020 |
| c        | 0.170                     | 0.250 | 0.007                | 0.010 |
| D        | 4.800                     | 5.000 | 0.189                | 0.197 |
| e        | 1.270 (BSC)               |       | 0.050 (BSC)          |       |
| E        | 5.800                     | 6.200 | 0.228                | 0.244 |
| E1       | 3.800                     | 4.000 | 0.150                | 0.157 |
| L        | 0.400                     | 1.270 | 0.016                | 0.050 |
| $\theta$ | 0°                        | 8°    | 0°                   | 8°    |

## Revision History

| Rev. | Change          | Date      |
|------|-----------------|-----------|
| V1.0 | Initial version | 6/27/2021 |
|      |                 |           |

## Important Notice

JSMSEMI Semiconductor (JSMSEMI) PRODUCTS ARE NEITHER DESIGNED NOR INTENDED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS UNLESS THE SPECIFIC JSMSEMI PRODUCTS ARE SPECIFICALLY DESIGNATED BY JSMSEMI FOR SUCH USE. BUYERS ACKNOWLEDGE AND AGREE THAT ANY SUCH USE OF JSMSEMI PRODUCTS WHICH JSMSEMI HAS NOT DESIGNATED FOR USE IN MILITARY AND/OR AEROSPACE, AUTOMOTIVE OR MEDICAL DEVICES OR SYSTEMS IS SOLELY AT THE BUYER' S RISK.

JSMSEMI assumes no liability for application assistance or customer product design. Customers are responsible for their products and applications using JSMSEMI products.

Resale of JSMSEMI products or services with statements diferent from or beyond the parameters stated by JSMSEMI for that product or service voids all express and any implied warranties for the associated JSMSEMI product or s ervice. JSMSEMI is not responsible or liable for any such statements.

JSMSEMI All Rights Reserved. Information and data in this document are owned by JSMSEMI wholly and may not be edited, reproduced, or redistributed in any way without the express written consent from JSMSEMI.

Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the JSMSEMI product that you intend to use.

For additional information please contact [Kevin@jsmsemi.com](mailto:Kevin@jsmsemi.com) or visit [www.jsmsemi.com](http://www.jsmsemi.com)