


Octal D-type flip-flop; positive edge-trigger; 3-state

Features:

- Input levels: CMOS level
- Octal bus interface
- Non-inverting 3-state outputs
- 8-bit positive, edge-triggered register
- Common 3-state output enable input
- Independent register and 3-state buffer operation
- Specified from -40°C to +85°C
- Packaging information: DIP-20/SOP-20W/TSSOP-20



Ordering information

DEVICE	Package Type	MARKING	Packing	Packing Qty
74HC374N	DIP-20	74HC374	TUBE	720pcs/box
74HC374M/TR	SOP-20W	74HC374	REEL	2000pcs/reel
74HC374MT/TR	TSSOP-20	HC374	REEL	2500pcs/reel

General Description

The 74HC374 is an octal positive-edge triggered D-type flip-flop with 3-state outputs. The device features a clock (CP) and output enable ($\overline{OE}$) inputs. The flip-flops will store the state of their individual D-inputs that meet the set-up and hold time requirements on the LOW-to-HIGH clock (CP) transition. A HIGH on $\overline{OE}$ causes the outputs to assume a high-impedance OFF-state. Operation of the $\overline{OE}$ input does not affect the state of the flip-flops. Inputs also include clamp diodes, this enables the use of current limiting resistors to interface inputs to voltages in excess of VCC.

Block Diagram




Figure 1. Logic symbol




Figure 2. IEC logic symbol




Figure 3. Logic diagram





Figure 4. Functional diagram

Pin Configurations



DIP-20/SOP-20/TSSOP-20

Pin Description

Pin No.	Pin Name	Description	Pin No.	Pin Name	Description
1	$\overline{OE}$	output enable input (active LOW)	11	CP	clock input (LOW-to-HIGH, edge-triggered)
2	Q0	data output	12	Q4	data output
3	D0	data input	13	D4	data input
4	D1	data input	14	D5	data input
5	Q1	data output	15	Q5	data output
6	Q2	data output	16	Q6	data output
7	D2	data input	17	D6	data input
8	D3	data input	18	D7	data input
9	Q3	data output	19	Q7	data output
10	GND	ground (0V)	20	VCC	supply voltage

Function Table

Operating modes	Input			Internal flip-flops	Output Qn
	$\overline{OE}$	CP	Dn		
Load and read register	L	↑	l	L	L
	L	↑	h	H	H
Load register and disable outputs	H	↑	l	L	Z
	H	↑	h	H	Z

Note: H=HIGH voltage level; L=LOW voltage level; X=don't care; Z=high-impedance OFF-state;

h=HIGH voltage level one set-up time prior to the LOW-to-HIGH clock transition;

l=LOW voltage level one set-up time prior to the LOW-to-HIGH clock transition;

↑=LOW-to-HIGH clock transition.

Absolute Maximum Ratings

(Voltages are referenced to GND(ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Max.	Unit
supply voltage	VCC	-	-0.5	+7.0	V
input clamping current	I _{IK}	$V_I < -0.5V$ or $V_I > V_{CC}+0.5V$	-	±20	mA
output clamping current	I _{OK}	$V_O < -0.5V$ or $V_O > V_{CC}+0.5V$	-	±20	mA
output current	I _O	$-0.5V < V_O < V_{CC}+0.5V$	-	±35	mA
supply current	I _{CC}	-	-	70	mA
ground current	I _{GND}	-	-70	-	mA
storage temperature	T _{stg}	-	-65	+150	°C
total power dissipation	P _{tot}	-	-	500	mW
Soldering temperature	T _L	10s	260		°C

Note: 1、Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured.

2、For DIP20 packages: above 70°C the value of P_{tot} derates linearly with 12mW/K.

3、For SOP20 packages: above 70°C the value of P_{tot} derates linearly with 8mW/K.

4、For TSSOP20 packages: above 60°C the value of P_{tot} derates linearly with 5.5mW/K.

Recommended Operating Conditions

74HC374

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
supply voltage	VCC	-	2.0	5.0	6.0	V
input voltage	V _I	-	0	-	VCC	V
output voltage	V _O	-	0	-	VCC	V
Input transition rise and fall rate	$\Delta t/\Delta V$	V _{CC} =2.0V	-	-	625	ns/V
		V _{CC} =4.5V	-	1.67	139	ns/V
		V _{CC} =6.0V	-	-	83	ns/V
ambient temperature	T _{amb}	-	-40	-	+85	°C

Electrical Characteristics

DC Characteristics 1

(Tamb=25°C, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions		Min.	Typ.	Max.	Unit
HIGH-level input voltage	V _{IH}	V _{CC} =2.0V		1.5	1.2	-	V
		V _{CC} =4.5V		3.15	2.4	-	V
		V _{CC} =6.0V		4.2	3.2	-	V
LOW-level input voltage	V _{IL}	V _{CC} =2.0V		-	0.8	0.5	V
		V _{CC} =4.5V		-	2.1	1.35	V
		V _{CC} =6.0V		-	2.8	1.8	V
HIGH-level output voltage	V _{OH}	V _I = V _{IH} or V _{IL}	I _O =-20uA; V _{CC} =2.0V	1.9	2.0	-	V
			I _O =-20uA; V _{CC} =4.5V	4.4	4.5	-	V
			I _O =-20uA; V _{CC} =6.0V	5.9	6.0	-	V
			I _O =-6.0mA; V _{CC} =4.5V	3.98	4.32	-	V
			I _O =-7.8mA; V _{CC} =6.0V	5.48	5.81	-	V
LOW-level output voltage	V _{OL}	V _I = V _{IH} or V _{IL}	I _O =20uA; V _{CC} =2.0V	-	0	0.1	V
			I _O =20uA; V _{CC} =4.5V	-	0	0.1	V
			I _O =20uA; V _{CC} =6.0V	-	0	0.1	V
			I _O =6.0mA; V _{CC} =4.5V	-	0.15	0.26	V
			I _O =7.8mA; V _{CC} =6.0V	-	0.16	0.26	V
input leakage current	I _I	V _I =V _{CC} or GND; V _{CC} =6.0V		-	-	±0.1	uA
OFF-state output current	I _{OZ}	V _I =V _{IH} or V _{IL} ; V _{CC} =6.0V; V _O =V _{CC} or GND		-	-	±0.5	uA
supply current	I _{CC}	V _I =V _{CC} or GND; I _O =0A; V _{CC} =6.0V		-	-	8.0	uA
input capacitance	C _I	-		-	3.5	-	pF

DC Characteristics 2

(Tamb=-40°C to +85°C, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
HIGH-level input voltage	V _{IH}	V _{CC} =2.0V	1.5	-	-	V
		V _{CC} =4.5V	3.15	-	-	V
		V _{CC} =6.0V	4.2	-	-	V
LOW-level input voltage	V _{IL}	V _{CC} =2.0V	-	-	0.5	V
		V _{CC} =4.5V	-	-	1.35	V
		V _{CC} =6.0V	-	-	1.8	V
HIGH-level output voltage	V _{OH}	V _I = V _{IH} or V _{IL}	I _O =-20uA; V _{CC} =2.0V	1.9	-	V
			I _O =-20uA; V _{CC} =4.5V	4.4	-	V
			I _O =-20uA; V _{CC} =6.0V	5.9	-	V
			I _O =-6.0mA; V _{CC} =4.5V	3.84	-	V
			I _O =-7.8mA; V _{CC} =6.0V	5.34	-	V
LOW-level output voltage	V _{OL}	V _I = V _{IH} or V _{IL}	I _O =20uA; V _{CC} =2.0V	-	-	0.1
			I _O =20uA; V _{CC} =4.5V	-	-	0.1
			I _O =20uA; V _{CC} =6.0V	-	-	0.1
			I _O =6.0mA; V _{CC} =4.5V	-	-	0.33
			I _O =7.8mA; V _{CC} =6.0V	-	-	0.33
input leakage current	I _I	V _I =V _{CC} or GND; V _{CC} =6.0V	-	-	±1.0	uA
OFF-state output current	I _{OZ}	V _I =V _{IH} or V _{IL} ; V _{CC} =6.0V; V _O =V _{CC} or GND	-	-	±5.0	uA
supply current	I _{CC}	V _I =V _{CC} or GND; I _O =0A; V _{CC} =6.0V	-	-	80	uA
input capacitance	C _I	-	-	-	-	pF

AC Characteristics 1

(Tamb=25°C, voltages are referenced to GND (ground=0V), unless otherwise specified.)

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
CP to Qn propagation delay	t _{pd}	see Figure 6	V _{CC} =2.0V	-	50	165 ns
			V _{CC} =4.5V	-	18	33 ns
			V _{CC} =5.0V; C _L =15pF	-	15	- ns
			V _{CC} =6.0V	-	14	18 ns
OE to Qn enable time	t _{en}	see Figure 7	V _{CC} =2.0V	-	41	150 ns
			V _{CC} =4.5V	-	15	30 ns
			V _{CC} =6.0V	-	12	26 ns
OE to Qn disable time	t _{dis}	see Figure 7	V _{CC} =2.0V	-	50	150 ns
			V _{CC} =4.5V	-	18	30 ns
			V _{CC} =6.0V	-	14	26 ns
transition time	t _t	Qn output; see Figure 6	V _{CC} =2.0V	-	14	60 ns
			V _{CC} =4.5V	-	5	12 ns
			V _{CC} =6.0V	-	4	10 ns
pulse width	t _w	CP; HIGH or LOW; see Figure 6	V _{CC} =2.0V	80	19	- ns
			V _{CC} =4.5V	16	7	- ns
			V _{CC} =6.0V	14	6	- ns
Dn to CP set-up time	t _{su}	see Figure 6	V _{CC} =2.0V	60	14	- ns
			V _{CC} =4.5V	12	5	- ns
			V _{CC} =6.0V	10	4	- ns
Dn to CPhold time	t _h	see Figure 6	V _{CC} =2.0V	5	-6	- ns
			V _{CC} =4.5V	5	-2	- ns
			V _{CC} =6.0V	5	-2	- ns
maximum frequency	f _{max}	CP input; see Figure 6	V _{CC} =2.0V	6.0	23	- MHz
			V _{CC} =4.5V	30	70	- MHz
			V _{CC} =5.0V; C _L =15pF	-	77	- MHz
			V _{CC} =6.0V	35	83	- MHz
power dissipation capacitance	C _{PD}	per flip-flop; V _I =GND to V _{CC}	-	17	-	pF

Note:

1. t_{pd} is the same as t_{PLH} and t_{PHL}.
2. t_{en} is the same as t_{PZL} and t_{PZH}.
3. t_{dis} is the same as t_{PLZ} and t_{PHZ}.
4. t_t is the same as t_{THL} and t_{TLH}.
5. C_{PD} is used to determine the dynamic power dissipation (P_D in uW).

P_D=C_{PD}×V 2×f_i×N+Σ(C_L×V_{CC}²×f_o) where:

f_i=input frequency in MHz;

f_o=output frequency in MHz;

C_L=output load capacitance in pF;

V_{CC}=supply voltage in V;

N=number of inputs switching;

Σ(C_L×V_{CC}²×f_o)=sum of outputs.

AC Characteristics 2

(Tamb=-40℃ to +85℃, voltages are referenced to GND (ground=0V), unless otherwise specified.)


Parameter	Symbol	Conditions	Min.	Typ.	Max.	Unit
CP to Qn propagation delay	t _{pd}	see Figure 6	V _{CC} =2.0V	-	-	205 ns
			V _{CC} =4.5V	-	-	41 ns
			V _{CC} =5.0V; C _L =15pF	-	-	- ns
			V _{CC} =6.0V	-	-	35 ns
$\overline{\text{OE}}$ to Qn enable time	t _{en}	see Figure 7	V _{CC} =2.0V	-	-	190 ns
			V _{CC} =4.5V	-	-	38 ns
			V _{CC} =6.0V	-	-	33 ns
$\overline{\text{OE}}$ to Qn disable time	t _{dis}	see Figure 7	V _{CC} =2.0V	-	-	190 ns
			V _{CC} =4.5V	-	-	38 ns
			V _{CC} =6.0V	-	-	33 ns
transition time	t _t	Qn output; see Figure 6	V _{CC} =2.0V	-	-	75 ns
			V _{CC} =4.5V	-	-	15 ns
			V _{CC} =6.0V	-	-	13 ns
pulse width	t _w	CP; HIGH or LOW; see Figure 6	V _{CC} =2.0V	100	-	- ns
			V _{CC} =4.5V	20	-	- ns
			V _{CC} =6.0V	17	-	- ns
Dn to CP set-up time	t _{su}	see Figure 6	V _{CC} =2.0V	75	-	- ns
			V _{CC} =4.5V	15	-	- ns
			V _{CC} =6.0V	13	-	- ns
Dn to CPhold time	t _h	see Figure 6	V _{CC} =2.0V	5	-	- ns
			V _{CC} =4.5V	5	-	- ns
			V _{CC} =6.0V	5	-	- ns
maximum frequency	f _{max}	CP input; see Figure 6	V _{CC} =2.0V	4.8	-	- MHz
			V _{CC} =4.5V	24	-	- MHz
			V _{CC} =5.0V; C _L =15pF	-	-	- MHz
			V _{CC} =6.0V	28	-	- MHz
power dissipation capacitance	C _{PD}	per flip-flop; V _I =GND to V _{CC}	-	-	-	pF

Note:

6. t_{pd} is the same as t_{PLH} and t_{PHL}.
7. t_{en} is the same as t_{PZL} and t_{PZH}.
8. t_{dis} is the same as t_{PLZ} and t_{PHZ}.
9. t_t is the same as t_{THL} and t_{TLH}.
10. C_{PD} is used to determine the dynamic power dissipation (P_D in uW).
 $P_D = C_{PD} \times V \times 2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:
f_i=input frequency in MHz; f_o=output frequency in MHz;
C_L=output load capacitance in pF;
V_{CC}=supply voltage in V;
N=number of inputs switching;
 $\sum (C_L \times V_{CC}^2 \times f_o)$ =sum of outputs.

Testing Circuit

AC Testing Circuit



Definitions for test circuit:

R_L =Load resistance.

C_L =Load capacitance including jig and probe capacitance.

R_T =Termination resistance should be equal to the output impedance Z_o of the pulse generator. $S1$ =Test selection switch.

Figure 5. Test circuit for measuring switching times

AC Testing Waveforms




Figure 6. Clock input (CP) to output (Qn) propagation delay, clock pulse width, data (Dn) to clock (CP) set-up and hold times, output transition times (Qn) and maximum clock frequency




Figure 7.3-state enable and disable times

Measurement Points


Type	Input		Output		
	V_I	V_M	V_M	V_X	V_Y
74HC374	GND to V_{CC}	$0.5 \times V_{CC}$	$0.5 \times V_{CC}$	$0.1 \times V_{CC}$	$0.9 \times V_{CC}$

Test Data

Type	Input		Load		S1 position		
	V_I	t_r, t_f	C_L	R_L	t_{PHL}, t_{PLH}	t_{PZH}, t_{PHZ}	t_{PZL}, t_{PLZ}
74HC374	GND to V_{CC}	6ns	15pF, 50pF	1k Ω	open	GND	V_{CC}


Physical Dimensions

DIP-20




Dimensions In Millimeters(DIP-20)										
Symbol:	A	B	D	D1	E	L	L1	a	c	d
Min:	6.10	24.95	8.10	7.42	3.10	0.50	3.00	1.50	0.40	2.54 BSC
Max:	6.68	26.55	10.9	7.82	3.55	0.70	3.60	1.55	0.50	

SOP-20W



Dimensions In Millimeters(SOP-20W)									
Symbol:	A	A1	B	C	C1	D	Q	a	b
Min:	2.10	0.05	12.50	10.21	7.40	0.45	0°	0.35	1.27 BSC
Max:	2.50	0.25	13.00	10.61	7.60	1.25	8°	0.45	

TSSOP-20



Dimensions In Millimeters(TSSOP-20)

Symbol:	A	A1	B	C	C1	D	Q	a	b
Min:	0.85	0.05	6.40	6.20	4.30	0.40	0°	0.20	0.65 BSC
Max:	1.05	0.20	6.60	6.60	4.50	0.80	8°	0.25	

Revision History

REVISION NUMBER	DATE	REVISION	PAGE
V1.0	2019-8	New	1-14
V1.1	2023-9	Updated DIP-20 dimension、Add annotation for Maximum Ratings.	4、 11
V1.2	2024-11	Update packages model SOP-20W、 Update Lead Temperature	1、 4
V1.3	2025-9	Update important statements	14

IMPORTANT STATEMENT:

Huaguan Semiconductor reserves the right to change products and services offered without prior notice. Customers should obtain the latest relevant information before placing orders and verify that such information is current and complete. Huaguan Semiconductor assumes no responsibility or liability for altered documents.

Customers are responsible for complying with safety standards and implementing safety measures when using Huaguan Semiconductor products in system design and end-product manufacturing. You assume full responsibility for: selecting the appropriate Huaguan Semiconductor products for your application; designing, validating, and testing your application; and ensuring that your application complies with applicable standards and all other safety, security, or other requirements. This is to prevent potential risks that may lead to personal injury or property damage.

Huaguan Semiconductor products are not approved for use in life support, military, aerospace, or other high-risk applications. Huaguan products are neither intended nor warranted for use in such systems or equipment. Any failure or malfunction may lead to personal injury or severe property damage. Such applications are deemed "Unsafe Use." Unsafe Use includes, but is not limited to: surgical and medical equipment, nuclear energy control equipment, aircraft or spacecraft instruments, control or operation of vehicle power, braking, or safety systems, traffic signal instruments, all types of safety devices, and any other applications intended to support or sustain life. Huaguan Semiconductor shall not be liable for consequences resulting from Unsafe Use in these fields. Users must independently evaluate and assume all risks. Any issues, liabilities, or losses arising from the use of products beyond their approved applications shall be solely borne by the user. Users may not claim any compensation from Huaguan Semiconductor based on these terms. If any third party claims against Huaguan Semiconductor due to such Unsafe Use, the user shall compensate Huaguan Semiconductor for all resulting damages and liabilities.

Huaguan Semiconductor provides technical and reliability data (including datasheets), design resources (including reference designs), application or other design advice, web tools, safety information, and other resources for its semiconductor products. However, no guarantee is made that these resources are free from defects, and no express or implied warranties are provided. The use of testing and other quality control techniques is limited to Huaguan Semiconductor's quality assurance scope. Not all parameters of each device are tested.

Huaguan Semiconductor's documentation authorizes you to use these resources only for developing applications related to the products described herein. You are not granted rights to any other intellectual property of Huaguan Semiconductor or any third party. Any other reproduction or display of these resources is strictly prohibited. You shall fully indemnify Huaguan Semiconductor and its agents against any claims, damages, costs, losses, and liabilities arising from your use of these resources. Huaguan Semiconductor shall not be held responsible.