


Description:

This N-Channel SiC uses advanced Planar technology and design to provide excellent $R_{DS(on)}$ with low gate charge. It can be used in a wide variety of applications.

Features:

- 1) $V_{DS}=650V, I_D=20A, R_{DS(ON)} < 160m\ \Omega @ V_{GS}=18V$ (Typ: $120m\ \Omega$)
- 2) Low gate charge.
- 3) Green device available.
- 4) Advanced high cell density Planar technology for ultra low $R_{DS(ON)}$.
- 5) Excellent package for good heat dissipation.



Package Marking and Ordering Information:

Part NO.	Marking	Package	Packing
N0C160N65F3A	C160N65F3A	DFN5*6-8	5000 pcs/Reel

Absolute Maximum Ratings: ($T_C=25\ ^\circ C$ unless otherwise noted)

Symbol	Parameter	Ratings	Units
V_{DS}	Drain-Source Voltage	650	V
V_{GS}	Gate-Source Voltage	-10/+22	V
V_{GSOP}	Recommended Operation Value	0/+15	
I_D	Continuous Drain Current ¹	20	A
	Continuous Drain Current- $T_C=100\ ^\circ C$ ¹	14	
I_{DM}	Pulsed Drain Current ²	40	
E_{AS}	Single pulse avalanche energy ³	28	mJ
P_D	Power Dissipation	43	W
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55-+175	$^\circ C$

Thermal Characteristics:

Symbol	Parameter	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction to Case	2.9	$^\circ C/W$

Electrical Characteristics: ($T_C=25\text{ }^{\circ}\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
Off Characteristics						
BV _{DSS}	Drain-Sourctce Breakdown Voltage	V _{GS} =0V,I _D =100 μ A	650	---	---	V
I _{DSS}	Zero Gate Voltage Drain Current	V _{GS} =0V, V _{DS} =650V	---	---	20	μ A
I _{GSS}	Gate-Source Leakage Current	V _{GS} =-10/+22V, V _{DS} =0A	---	---	± 250	nA
On Characteristics						
V _{GS(th)}	Gate-Source Threshold Voltage	V _{GS} =V _{DS} , I _D =250 μ A	2.5	3.3	4	V
R _{DS(on)}	Drain-Source On Resistance ⁴	V _{GS} =18V,I _D =4.5A	---	120	160	m Ω
		V _{GS} =15V,I _D =4.5A	---	160	208	m Ω
g _{fs}	Transconductance	V _{DS} =20V,I _D =5A	---	6.9	---	S
Dynamic Characteristics						
C _{iss}	Input Capacitance	V _{DS} =400V, V _{GS} =0V, f=1MHz	---	440	---	pF
C _{oss}	Output Capacitance		---	31	--	
C _{rss}	Reverse Transfer Capacitance		---	2.8	---	
Switching Characteristics						
t _{d(on)}	Turn-On Delay Time	V _{DS} =400V, I _D =10A, R _{ENG} =2.2 Ω ,V _{GS} =0/ 15V	---	22	---	ns
t _r	Rise Time		---	15	---	ns
t _{d(off)}	Turn-Off Delay Time		---	28	---	ns
t _f	Fall Time		---	14	---	ns
Q _g	Total Gate Charge	V _{GS} =0/15V, V _{DS} =400V, I _D =10A	---	14.5	---	nC
Q _{gs}	Gate-Source Charge		---	5.7	---	nC
Q _{gd}	Gate-Drain “Miller” Charge		---	2.3	---	nC
R _G	Internal Gate Resistance	f=1MHz,V _{AC} =25mV	---	28.5	---	Ω

Drain-Source Diode Characteristics						
V_{SD}	Diode Forward Voltage	V _{GS} =0V, I _{SD} =3A	---	3.5	---	V
I_S	Continuous Drain Current	V _D =V _G =0V	---	---	14	A
I_{SM}	Pulsed Drain Current		---	---	28	A
T_{rr}	Reverse Recovery Time	I _{SD} =10A, V _{DD} =400A	---	6.9	---	ns
Q_{rr}	Reverse Recovery Charge	dI/dt=1100A/us, Includes	---	26	---	nC
T_{rmm}	Peak Reverse Recovery Current	Q _{oss}	---	4.8	---	A

Notes:

1. Computed continuous current assumes the condition of T_{j,Max} while the actual continuous current depends on the thermal & electro-mechanical application board design
2. Repetitive Rating: Pulse Width Limited by Maximum Junction Temperature
3. EAS condition : T_J=25°C, V_{DD}=325V, V_G=18V, L=0.5mH
4. Pulse Test: Pulse Width≤300μs, Duty Cycle≤0.5%

Typical Characteristics: (T_C=25 °C unless otherwise noted)




Figure1: Safe operating area (SOA)

R_{th(j-c)} =2.2 °C/W, Single Pulse, T_W = 25°C




Figure 2: Power dissipation as a function of case temperature limited by bond wire

$$P_D = f(T_C)$$




Figure 3: Typical output characteristic, V_{GS} as parameter

$$I_{DS} = f(V_{DS})$$

$$T_{VJ} = -55^{\circ}\text{C}$$




Figure 4: Typical output characteristic, V_{GS} as parameter

$$I_{DS} = f(V_{DS})$$

$$T_{VJ} = 25^{\circ}\text{C}$$




Figure 5 Typical output characteristic, V_{GS} as parameter

$$I_{DS} = f(V_{DS})$$

$$T_{VJ} = 175^{\circ}\text{C}$$




Figure 6: Typical on-state resistance as a function of drain current

$$R_{DS(on)} = f(I_{DS}) \quad V_{GS} = 15\text{V}$$




Figure 7: Typical on-state resistance as a function of temperature

$$R_{DS(on)} = f(T_{VJ}), I_{DS} = 10 \text{ A}$$




Figure 8: Typical on-state resistance as a function of V_{GS}

$$R_{DS(on)} = f(V_{GS})$$

$$I_{DS} = 10 \text{ A}$$




Figure 9: Typical transfer characteristic

$$I_{DS} = f(V_{GS})$$

$$V_{DS} = 20 \text{ V}$$




Figure 10: Typical gate-source threshold voltage as a function of junction temperature

$$V_{GS(th)} = f(T_{VJ}), I_{DS} = 3.5 \text{ mA}$$




Figure.11: Typical reverse drain current as function of reverse drain voltage, V_{GS} as parameter
 $I_{DS} = f(V_{DS}), T_{VJ} = -55\text{ }^{\circ}\text{C}$




Figure 12 Typical reverse drain current as function of reverse drain voltage, V_{GS} as parameter
 $I_{DS} = f(V_{DS}), T_{VJ} = 25\text{ }^{\circ}\text{C}$




Figure 13 Typical reverse drain current as function of reverse drain voltage, V_{GS} as parameter
 $I_{DS} = f(V_{DS}), T_{VJ} = 175\text{ }^{\circ}\text{C}$




Figure 14 Typical reverse drain voltage as function of junction temperature
 $V_{SD} = f(T_{VJ}), I_{SD} = 5\text{ A}$




Figure 15 Typical switching energy as a function of junction temperature, 2nd device own body diode: $V_{GS} = -5$ V

$$E = f(T_{VJ})$$

$V_{DS} = 400$ V, $R_{G(ext)} = 2.2$ Ω, $V_{GS} = 0$ V / 15 V, $I_{DS} = 10$ A




Figure 16 Typical switching energy losses as a function of gate resistance, 2nd device own body diode: $V_{GS} = -5$ V

$$E = f(R_{G(ext)})$$

$V_{GS} = 0/15$ V, $I_{DS} = 10$ A, $T_{VJ} = 25$ °C, $V_{DS} = 400$ V




Figure 17 Typical switching energy losses as a function of gate resistance, 2nd device own body diode: $V_{GS} = -5$ V

$$E = f(R_{G(ext)})$$

$V_{GS} = 0/15$ V, $I_{DS} = 10$ A, $T_{VJ} = 175$ °C, $V_{DS} = 400$ V




Figure 18 Typical switching energy losses as a function of I_{DS} , 2nd device own body diode: $V_{GS} = -5$ V

$$E = f(I_{DS})$$

$V_{GS} = 0/15$ V, $R_{G(ext)} = 2.2$ Ω, $T_{VJ} = 25$ °C, $V_{DS} = 400$ V




Figure 19 Typical switching energy losses as a function of I_{DS} , 2nd device own body diode: $V_{GS} = -5$ V

$$E = f(I_{DS})$$

$$V_{GS} = 0/15 \text{ V}, R_{G(ext)} = 2.2 \text{ } \Omega, T_{VJ} = 175 \text{ } ^\circ\text{C}, V_{DS} = 400 \text{ V}$$




Figure 20 Typical switching energy losses as a function of V_{DS} , 2nd device own body diode: $V_{GS} = -5$ V

$$E = f(V_{DS})$$

$$V_{GS} = 0/15 \text{ V}, R_{G(ext)} = 2.2 \text{ } \Omega, T_{VJ} = 25 \text{ } ^\circ\text{C}, I_{DS} = 10 \text{ A}$$




Figure 21 Typical switching energy losses as a function of V_{DS} , 2nd device own body diode: $V_{GS} = -5$ V

$$E = f(V_{DS})$$

$$V_{GS} = 0/15 \text{ V}, R_{G(ext)} = 2.2 \text{ } \Omega, T_{VJ} = 175 \text{ } ^\circ\text{C}, I_{DS} = 10 \text{ A}$$




Figure 22 Typical gate charge

$$V_{GS} = f(Q_G), I_{DS} = 10 \text{ A}, V_{DS} = 400 \text{ V}$$

turn-on pulse




Figure 23 Typical capacitance as a function of drain-source voltage

$$C = f(V_{DS}), V_{GS} = 0V, f = 1\text{MHz}$$





Figure 24 Transient thermal resistance (MOSFET)

$$(Z_{th(j-c,max)}) = f(t_p), \text{Parameter } D = t_p/T$$

DFN5X6-8 Package Information:

UNIT : mm





Dimensions


Unit	A	b	b1	c	D	D1	D2	e	E	E1	E2	H	K	L	L1	L2
mm	0.90 (1.00) 1.10	0.35 (0.40) 0.45	0.25 (0.30) 0.35	0.21 (0.25) 0.34	4.90 (5.00) 5.10	4.80 (4.90) 5.00	3.82 (3.96) 4.11	1.17 (1.27) 1.37	5.90 (6.00) 6.10	5.70 (5.75) 5.80	3.18 (3.30) 3.54	0.51 (0.61) 0.71	1.10 -- --	0.51 (0.61) 0.71	0.07 (0.12) 0.20	-- -- 0.10

Tape & Reel Information

Dimensions in mm



Symbol	A0	B0	K0	D0	D1	P0	P1	10*P0
Spec	6.15 ± 0.10	5.40 ± 0.10	1.30 ± 0.10	1.55 ± 0.10	1.55 ± 0.10	4.00 ± 0.10	8.00 ± 0.10	40.00 ± 0.10
Symbol	W	E	F	P2	t			
Spec	12.00 ± 0.10	1.75 ± 0.10	5.50 ± 0.10	2.00 ± 0.10	0.20 ± 0.05			



Marking Information:

①. Doingter LOGO


②. Part NO.

③. Date Code(YWWG / R)

Y : Year Code , last digit of the year

WW : Week Code(01-53)

G/R : G(Green) /R(Lead Free)



Previous Version

Version	Date	Subjects (major changes since last revision)
1.0	2026-04-19	Release of final version

Attention :

- Information furnished in this document is believed to be accurate and reliable. However, Shenzhen Doingter Semiconductor Co.,Ltd. assumes no responsibility for the consequences of use without consideration for such information nor use beyond it.
- Information mentioned in this document is subject to change without notice, apart from that when an agreement is signed, Shenzhen Doingter complies with the agreement. Products and information provided in this document have no infringement of patents.
- Shenzhen Doingter assumes no responsibility for any infringement of other rights of third parties which may result from the use of such products and information. This

document supersedes and replaces all information previously supplied.



Is

a registered trademark of Shenzhen Doingter Semiconductor Co., Ltd. Copyright © 2013

Shenzhen Doingter Semiconductor Co.,Ltd. Printed All rights reserved.