

钍地半导体
Tudi Semiconductor

Product Specification

TUDI-AT24C08D

I 2 C-Compatible (2-wire) Serial EEPROM
8-Kbit (1,024 x 8)

网址 www.sztdbdt.com


用芯智造·卓越品质

semiconductor device manufacturer

- Design
- research and development
- production
- and sales


Features

●Low Voltage Operation
-V_{CC} = 1.7V to 3.6V
● Internally Organized as 1,024 x 8 (8K)
● I²C-compatible (2-wire) Serial Interface
-100kHz Standard Mode, 1.7V to 3.6V
-400kHz Fast Mode, 1.7V to 3.6V
-1MHz Fast Mode Plus (FM+), 2.5V to 3.6V
● Schmitt Triggers, Filtered Inputs for NoiseSuppression
● Bidirectional Data Transfer Protocol
●Write Protect pin for Full Array Hardware Data Protection



SOP8/DIP8/TSSOP8

●Ultra Low Active Current (1mA Max) and Standby Current (0.8μA Max)
●16-byte Page Write Mode
-Partial Page Writes Allowed
● Random and Sequential Read Modes
● Self-timed Write Cycle Within 5ms Max
● High Reliability
-Endurance: 1,000,000 Write Cycles
-Data Retention: 100 Years
● Green Package Options (Lead-free/Halide-free/RoHS Compliant) -8-lead SOIC, 8-lead TSSOP, 8-lead PDIP(1), 5-lead SOT23
● Die Sale Options: Wafer Form and Tape and Reel Available



SOT23-5

Description

The AT24C08D provides 8,192 bits of Serial Electrically Erasable and Programmable Read-Only Memory (EEPROM) organized as 1,024 words of 8 bits each. The device ’ s cascadable feature allows up to two devices to share a common 2-wire bus. This device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The device is available in space-saving 8-lead SOIC, 8-lead TSSOP, 8-lead PDIP and 5-lead SOT23packages. The entire family of packages operates from 1.7V to 3.6V.

Table1 Pin Descriptions and Pinouts

Pin Number	Pin Symbol	Pin Name and Functional Description	Asserted State	Pin Type
12	NC	No Connect:The NC pins are not bonded to a die pad.This pin can beconnected to GND or left floating.	—	–
3	A_2	Device Address Input:The A_2 pin is used to select the hardware deviceaddress and correspond to the fifth bit of the I^2C seven bit slave address.This pin can be directly connected to V_{CC} or GND,allowing up to twodevices on the same bus.Refer to Note 1 for behavior of the pin when not connected.	—	Input
4	GND	Ground:The ground reference for the power supply.GND should beconnected to the system ground.	—	Power
5	SDA	Serial Data:The SDA pin is an open-drain bidirectional input/ output pinused to serially transfer data to and from the device.The SDA pin must be pulled-high using an external pull-up resistor (not toexceed 10KΩ in value)and may be wire-ORed with any number of otheropen-drain or open-collector pins from other devices on the same bus.	—	Input/ Output
6	SCL	Serial Clock:The SCL pin is used to provide a clock to the device and tocontrol the flow of data to and from the device. Command and input datapresent on the SDA pin is always latched in on the rising edge of SCL,while output data on the SDA pin is clocked out on the falling edge of SCLThe SCL pin must either be forced high when the serial bus is idle orpulled-high using an external pull-up resistor.	—	Input
7	WP	Write Protect:Connecting the WP pin to GND will ensure normal Write operations.When the WP pin is connected to V_{CC} ,all Write operations tothe memory are inhibited.Refer to Note 1 for behavior of the pin when not connected.	High	Input
8	V_{CC}	Device Power Supply:The V_{CC} pin is used to supply the source voltage tothe device.Operations at invalid V_{CC} voltages may produce spuriousresults and should not be attempted.	—	Power

Note: 1. If the A_2 or WP pins are not driven, they are internally pulled down to GND. In order to operate in a wide variety ofapplication environments, the pull-down mechanism is intentionally designed to be somewhat strong. Once these pins are biased above the CMOS input buffer ' s trip point (~0.5 x V_{CC}), the pull-down mechanism disengages. TUDI recommends connecting these pins to a known state whenever possible.

Device Block Diagram and System Configuration




Figure 1. Block Diagram




Figure 2.System Configuration Using 2-Wire Serial EEPROMs

Device Operation and Communication

The AT24C08D operates as a slave device and utilizes a simple I² C-compatible 2-wire digital serial interface to communicate with a host controller, commonly referred to as the bus Master. The Master initiates and controls all Read and Write operations to the slave devices on the serial bus, and both the Master and the slave devices can transmit and receive data on the bus.
The serial interface is comprised of just two signal lines: Serial Clock (SCL) and Serial Data (SDA). The SCL pin is used to receive the clock signal from the Master, while the bidirectional SDA pin is used to receive command and data information from the Master as well as to send data back to the Master. Data is always latched into the AT24C08D on the rising edge of SCL and always output from the device on the falling edge of SCL. Both the SCL and SDA pin incorporate integrated spike suppression filters and Schmitt Triggers to minimize the effects of input spikes and bus noise.
All command and data information is transferred with the Most Significant Bit (MSB) first. During bus communication, one data bit is transmitted every clock cycle, and after eight bits (one byte) of data have been transferred, the receiving device must respond with either an acknowledge (ACK) ora no-acknowledge (NACK) response bit during a ninth clock cycle (ACK/NACK clock cycle) generated by the Master. Therefore, nine clock cycles are required for every one byte of data transferred. There are no unused clock cycles during any Read or Write operation, so there must notbe any interruptions or breaks in the data stream during each data byte transfer and ACK or NACK clock cycle.
During data transfers, data on the SDA pin must only change while SCL is low, and the data must remain stable while SCL is high. If data on the SDA pin changes while SCL is high, then either a Startor a Stop condition will occur. Start and Stop conditions are used to initiate and end all serial bus communication between the Master and the slave devices. The number of data bytes transferred between a Start and a Stop condition is not limited and is determined by the Master. In order forthe serial bus to be idle, both the SCL and SDA pins must be in the logic-high state at the sametime.

Clock and Data Transition Requirements

The SDA pin is an open drain terminal and therefore must be pulled high with an external pull-up resistor. Data on the SDA pin may change only during SCL low time periods. Data changes during SCL high periods will indicate a Start or Stop condition as defined below.

Start and Stop Conditions

Start Condition

A Start condition occurs when there is a high-to-low transition on the SDA pin while the SCL pin is at a stable Logic 1 state and will bring the device out of standby mode. The Master uses a Start condition to initiate any data transfer sequence; therefore, every command must begin with a Start condition. The device will continuously monitor the SDA and SCL pins for a Start condition but will not respond unless one is detected. Please refer to Figure 1 for more details.

Stop Condition

A Stop condition occurs when there is a low-to-high transition on the SDA pin while the SCL pin is stable in the Logic 1 state. The Master can use the Stop condition to end a data transfer sequence with the AT24C08D which will subsequently return to standby mode. The Master can also utilize a repeated Start condition instead of a Stop condition to end the current data transfer if the Master will perform another operation. Please refer to Figure 3 for more details.

Acknowledge and No-Acknowledge

After every byte of data is received, the receiving device must confirm to the Master that it has successfully received the data byte by responding with what is known as an Acknowledge (ACK). An ACK is accomplished by the transmitting device first releasing the SDA line at the falling edge of the eighth clock cycle followed by the receiving device responding with a Logic 0 during the entire high period of the ninth clock cycle.
When the AT24C08D is transmitting data to the Master, the Master can indicate that it is done receiving data and wants to end the operation by sending a Logic 1 response to the AT24C08D instead of an ACK response during the ninth clock cycle. This is known as a No-acknowledge (NACK) and is accomplished by the Master sending a Logic 1 during the ninth clock cycle, at which point the AT24C08D will release the SDA line so the Master can then generate a Stop condition.
The transmitting device, which can be the bus Master or the Serial EEPROM, must release the SDA line at the falling edge of the eighth clock cycle to allow the receiving device to drive the SDA line to a Logic 0 to ACK the previous 8-bit word. The receiving device must release the SDA line at the end of the ninth clock cycle to allow the transmitter to continue sending new data. A timing diagram has been provided in Figure 3 to better illustrate these requirements.




Figure 3. Start Condition, Data Transitions, Stop Condition, and Acknowledge

Standby Mode

The AT24C08D features a low-power standby mode which is enabled when any one of thefollowing occurs:

- A valid power-up sequence is performed (see “ Power-UpRequirements and Reset Behavior ”).
- A Stop condition is received by the device unless it initiates an internal write cycle .
- At the completion of an internal write cycle (see “ Write Operations ”)
- An unsuccessful match of the device type identifier or hardware address in the Device Address byte occurs (see “ Device Addressing ”).
- The bus Master does not ACK the receipt of data read out from the device; instead it sends a NACK response “ Read Operations ”).

Software Reset

After an interruption in protocol, power loss, or system reset, any 2-wire part can be protocol reset by following these steps:

1. Create a Start condition (if possible).
2. Clock nine cycles.
3. Create another Start condition followed by a Stop condition as seen in Figure 4.

The device should be ready for the next communication after the above steps have been completed. In the event that the device is still non-responsive or remains active on the SDA bus, a power cycle must be used to reset the device (see “ Device Reset ”).




Figure 4. Software Reset

Memory Organization

The AT24C08D is internally organized as 64 pages of 16 bytes each.

Device Addressing

Accessing the device requires an 8-bit Device Address word following a Start condition to enable the device for a Read or Write operation. Since multiple slave devices can reside on the serial bus, each slave device must have its own unique address so the Master can access each device independently.

The most significant four bits of the Device Address word is referred to as the device typeidentifier. The device type identifier ‘ 1010 ’ (Ah) is required in bits seven through four of the Device Address byte(see Table 2).

Following the 4-bit device type identifier is the hardware slave address bit, A_2. This bit can be used to expand the address space by allowing up to two 8-Kbit Serial EEPROM devices on the same bus. The A_2 value must correlate with the voltage level on the corresponding hardwired input pins A_2. The A2 pin uses an internal proprietary circuit that automatically biases it to a Logic 0 state if the pin is allowed to float. In order to operate in a wide variety of application environments, the pull-down mechanism is intentionally designed to be somewhat strong. Once the pin is biased above the CMOS input buffer ’ s trip point (~0.5 x V_{CC}), the pull-down mechanism disengages. TUDI recommends connecting the A_2 pin to a known state whenever possible.

When using the SOT23 package, the A_2 pin is not accessible and is left floating. The previously mentioned automatic pull-down circuit will set this pin to a Logic 0 state. As a result, to properly communicate with the device in the SOT23 package, the A2 software bit must always be set to Logic 0 for any operation.

Following the A_2 hardware slave address bit are bits A9 and A8 (bit 2 and bit 1 of the Device Address byte), which are the two most significant bits of the memory array word address. Please refer to Table 2 to review these bit positions.

The eighth bit (bit 0) of the Device Address byte is the Read/Write operation select bit. A Read operation is initiated if this bit is high and a Write operation is initiated if this bit is low.

Upon the successful comparison of the Device Address byte, the EEPROM will return an ACK. If a valid comparison is not made, the device will NACK and return to a standby state.

Table 2. Device Address Byte

Package	Device Type Identifier				Hardware SlaveAddressBit	Most Significant Bits of the Word Address		Read/ Write
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SOIC,TSSOP,PDIP	1	0	1	0	A_2	A9	A8	R/W
SOT23	1	0	1	0	0	A9	A8	R/W

For all operations except the Current Address Read, a Word Address byte must be transmitted to the device immediately following the Device Address byte. The Word Address byte consists of the remaining eight bits of the 10-bit memory array word address, and is used to specify which byte location in the EEPROM to start reading or writing. Please refer to Table 3 to review these bit positions.

Table 3. Word Address Byte

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
A7	A6	A5	A4	A3	A2	A1	A0

The relationship of the AC timing parameters with respect to SCL and SDA for the AT24C08D are shown in the timing waveform Figure 13 . The AC timing characteristics andspecifications are outlined in “ AC Characteristics ” .

Write Operations

All Write operations for the AT24C08D begin with the Master sending a Start condition, followed by a Device Address byte with the R/W bit set to ‘ 0 ’ , and then by the Word Address byte. The data value(s) to be written to the device immediately follow the Word Address byte.

Byte Write

The AT24C08D supports the writing of single 8-bit bytes. Selecting a data word in the AT24C08D requires a 10- bit word address.
Upon receipt of the proper Device Address and Word Address bytes, the EEPROM will send an Acknowledge. The device will then be ready to receive the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will respond with an Acknowledge. The addressing device, such as a bus Master, must then terminate the Write operation with a Stop condition. At that time , the EEPROM will enter an internally self-timed write cycle, which will be completed within t_{WR}, while the data word is being programmed into the nonvolatile EEPROM. All inputs are disabled during this write cycle, and the EEPROM will not respond until the Write is complete.




Figure 5. Byte Write

Page Write

A Page Write operation allows up to 16 bytes to be written in the same write cycle; provided all bytes are in the same row of the memory array (where address bits A9 through A4 are the same). Partial Page Writes of less than 16 bytes are also allowed.
A Page Write is initiated the same way as a Byte Write, but the bus Master does not send a Stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the bus Master can transmit up to fifteen additional data words. TheEEPROM will respond with an ACK after each data word is received. Once all data to be written has been sent to the device, the bus Master must issue a Stop condition (see Figure 6), at which time the internally self-timed write cycle will begin.
The lower four bits of the word address are internally incremented following the receipt of each data word. The higher order address bits are not incremented and retain the memory page row location. Page Write operations are limited to writing bytes within a single physical page regardlessof the number of bytes actually being written. When the incremented word address reaches the page boundary, the address counter will “ roll over ” to the beginning of the same page. Nevertheless, creating a roll-over event should be avoided as previously loaded data in the page could become unintentionally altered.




Figure 6. Page Write

Acknowledge Polling

An Acknowledge Polling routine can be implemented to optimize time sensitive applications which would prefer not to wait the fixed maximum write cycle time (t_{WR}). This method allows the application to know immediately when the Serial EEPROM write cycle has completed so a subsequent operation can be started.
Once the internally self-timed write cycle has started, an Acknowledge Polling routine can be initiated. This involves repeatedly sending a Start condition followed by a valid Device Address byte with the R/W bit set at Logic 0. The device will not respond with an ACK while the write cycle is ongoing. Once the internal write cycle has completed, the EEPROM will respond with an ACK, allowing a new Read or Write operation to be immediately initiated. A flow chart has beenincluded below in Figure 5 to better illustrate this technique.




Figure 7. Acknowledge Polling Flow Chart

Write Cycle Timing

The length of the self-timed write cycle or t_{WR} is defined as the amount of time from the Stop condition that begins the internal Write operation to the Start condition of the first Device Address byte sent to the AT24C08D which it subsequently responds to with an ACK. Figure 8 has been included to show this measurement. During the internally self-timed write cycle, any attempts to read from or write to the memory array will not be processed.




Figure 8. Write Cycle Timing

Write Protection

The AT24C08D utilizes a hardware data protection scheme that allows the user to write protect the entire memory contents when the WP pin is at V_{CC} (or a valid V_{IH}). No write protection will be set if the WP pin is at GND or left floating.

Table 4. AT24C08D Write Protect Behavior

WP Pin Voltage	Part of the Array Protected
V_{CC}	Full Array
GND	None-Write Protection Not Enabled

The status of the WP pin is sampled at the Stop condition for every Byte Write or Page Write command prior to the start of an internally self-timed Write operation. Changing the WP pin state after the Stop condition has been sent will not alter or interrupt the execution of the write cycle. The WP pin state must be valid with respect to the associated setup ($t_{SU.WP}$) and hold ($t_{HD.WP}$) timing as shown in the Figure 9 below. The WP setup time is the amount of time that the WP state must be stable before the Stop condition is issued. The WP hold time is the amount of time after the Stop condition that the WP state must remain stable.
If an attempt is made to write to the device while the WP pin has been asserted, the device will acknowledge the Device Address, Word Address, and Data bytes but no write cycle will occur when the Stop condition is issued; and the device will immediately be ready to accept a new Read or Write command.




Figure 9. Write Protect Setup and Hold Timing

Read Operations

Read operations are initiated the same way as Write operations with the exception that the Read/ Write Select bit in the Device Address word must be a Logic 1. There are three Read operations:

- Current Address Read
- Random Address Read
- Sequential Read

Current Address Read

The internal data word address counter maintains the last address accessed during the last Read or Write operation incremented by one. This address stays valid between operations as long as the V_{CC} is maintained to the part. The address roll-over during read is from the last byte of the last page to the first byte of the first page of the memory.

A Current Address Read operation will output data according to the location of the internal data word address counter. This is initiated with a Start condition followed by a valid Device Address byte with the R/W bit set to Logic 1. The device will ACK this sequence and the current address data word is serially clocked out on the SDA line. All types of Read operations will be terminated if the bus Master does not respond with an ACK (it NACKs) during the ninth clock cycle, which will force the device into standby mode. After the NACK response, the Master may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence.




Figure 10. Current Address Read

Random Read

A Random Read begins in the same way as a Byte Write operation does to load in a new data word address. This is known as a “ dummy write ” sequence; however, the Data Byte and Stop condition of the Byte Write must be omitted to prevent the part from entering an internal write cycle. Once the Device Address and Word Address are clocked in and acknowledged by the EEPROM, the bus Master must generate another Start condition. The bus Master now initiates a Current Address Read by sending a Start condition followed by a valid Device Address byte with the R/W bit set to Logic 1. In this second Device Address byte, the bit positions usually reserved for the most significant bits ofthe Word Address (bit 2 and 1) are don ’ t care bits since the address which will be read from is determined only by what was sent in the dummy write portion of the sequence.

The EEPROM will ACK the Device Address and serially clock out the data word on the SDA line. All types of Read operations will be terminated if the bus Master does not respond with an ACK (it NACKs) during the ninth clock cycle, which will force the device into standby mode. After the NACK response, the Master may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence.




Figure 11. Random Read

Sequential Read

Sequential Reads are initiated by either a Current Address Read or a Random Read. After the bus Master receives a data word, it responds with an acknowledge. As long as the EEPROM receives an ACK, it will continue to increment the word address and serially clock out sequential data words. When the maximum memory address is reached, the data word address will roll-over and the Sequential Read will continue from the beginning of the memory array. All types of Read operations will be terminated if the bus Master does not respond with an ACK (it NACKs) during the ninth clock cycle, which will force thedevice into standby mode. After the NACK response, the Master may send a Stop condition to complete the protocol, or it can send a Start condition to begin the next sequence.




Figure 12. Sequential Read

Device Default Condition from TUDI

The AT24C08D is delivered with the EEPROM array set to Logic 1, resulting in FFh data in all locations.

Electrical Specifications

Temperature under Bias. . . . . .-55ºC to +125ºC
Storage Temperature . . . . . .-65ºC to +150ºC
Supply Voltage
with respect to ground . . . . . -0.5V to +4.10V
Voltage on any pin
with respect to ground . . . . . -0.6V to V_{cc} + 0.5V
DC Output Current 5.0mA

Functional operation at the “ Absolute Maximum Ratings ” or any other conditions beyond those indicated “ DC and AC Operating Range ” is not implied or guaranteed. Stresses beyond those listed under “ Absolute Maximum Ratings ” and/or exposure to the “ Absolute Maximum Ratings ” for extended periods may affect device reliability and cause permanent damage to the device.

The voltage extremes referenced in the “ Absolute Maximum Ratings ” are intended to accommodate short duration undershoot/overshoot pulses that the device may be subjected to during the course of normal operation and does not imply or guarantee functional deviceoperation at these levels for any extended period of time.

Table 5.DC and AC Operating Range

		AT24C08D
Operating Temperature(Case)	Industrial Temperature Range	-40°C to+85°C
V_{cc} Power Supply	Low Voltage Grade	1.7V to 3.6V

Table 6.DC Characteristics

Parameters are applicable over the operating range in specified table 5, unless otherwise noted.

Symbol	Parameter	Test Conditions		Min	Typical(1)	Max	Units
V_{CC}	Supply Voltage			1.7		3.6	V
I_{CC1}	Supply Current,Read	V_{CC}=1.8V(2)	Read at 400kHz		0.08	0.3	mA
		V_{CC}=3.6V	Read at 1MHz		0.15	0.5	mA
I_{CC2}	Supply Current,Write	V_{CC}=3.6V	Write at 1MHz		0.20	1.0	mA
I_{SB}	Standby Current	V_{CC}=1.8V(2)	V_{IN}=V_{CC} or V_{SS}		0.08	0.4	μA
		V_{CC}=3.6V			0.10	0.8	μA
I_{LI}	Input Leakage Current	V_{IN}=V_{CC} or V_{SS}			0.10	3.0	μA
I_{LO}	Output Leakage Current	V_{OUT}=V_{CC} or V_{SS}			0.05	3.0	μA
V_{IL}	Input Low Level(2)			-0.6		V_{CC}×0.3	V
V_{IH}	Input High Level(2)			V_{CC}×0.7		V_{CC}+0.5	V
V_{OL1}	Output Low Level	V_{CC}=1.8V	I_{OL}=0.15mA			0.2	V
V_{OL2}	Output Low Level	V_{CC}=3.0V	I_{OL}=2.1mA			0.4	V

Notes: 1. Typical values characterized at T_A = +25 ° C unless otherwise noted.
2. This parameter is characterized but is not 100% tested in production.

Table 7.AC Characteristics

Parameters are applicable over operating range in table 5 unless otherwise noted. Test conditions shown in Note 2

Symbol	Parameter	Standard Mode		Fast Mode		Fast Mode Plus		Units
		V_{CC}=1.7V to 3.6V		V_{CC}=1.7V to 3.6V		V_{CC}=2.5V to 3.6V		
		Min	Max	Min	Max	Min	Max	
f_{SCL}	Clock Frequency,SCL		100		400		1000	kHz
t_{LOW}	Clock Pulse Width Low	4,700		1300		500		ns
t_{HIGH}	Clock Pulse Width High	4,000		600		400		ns
t_I	Input Filter Spike Suppression (SCL,SDA)(1)		100		100		100	ns
t_{AA}	Clock Low to Data Out Valid		4,500		900		450	ns
t_{BUF}	Bus Free Time between Stop and Start(1)	4,700		1300		500		ns
$t_{HD.STA}$	Start Hold Time	4,000		600		250		ns
$t_{SU.STA}$	Start Set-up Time	4,700		600		250		ns
$t_{HD.DAT}$	Data In Hold Time	0		0		0		ns
$t_{SU.DAT}$	Data In Set-up Time	200		100		100		ns
t_R	Inputs Rise Time(1)		1,000		300		100	ns
t_F	Inputs FallTime(1)		300		300		100	ns
$t_{SU.STO}$	Stop Set-up Time	4,700		600		250		ns
$t_{SU.WP}$	Write Protect Setup Time	4,000		600		100		ns
$t_{HD.WP}$	Write Protect Hold Time	4,000		600		400		ns
t_{DH}	Data Out Hold Time	100		50		50		ns
t_{WR}	Write Cycle Time		5		5		5	ms

Notes: 1. These parameters are determined through product characterization and are not 100% tested in production.
2. AC measurement conditions:

C_L: 100pF
RPUP (SDA bus line pull-up resistor to V_{CC}): 1.3kΩ (1000kHz), 4kΩ (400kHz), 10kΩ (100kHz)
Input pulse voltages: 0.3 x V_{CC} to 0.7 x V_{CC}
Input rise and fall times: ≤ 50ns
Input and output timing reference voltages: 0.5 x V_{CC}




Figure 13. Bus Timing

Table 8.Pin Capacitance

Applicable over recommended operating range from T_A = 25?C, f = 1.0MHz, V_{CC} = 3.6V.

Symbol	Test Condition	Max	Units	Conditions
$C_{I/O}$	Input/Output Capacitance(SDA)	8	pF	$V_{I/O}$=0V
C_{IN}	Input Capacitance (A_2,SCL)	6	pF	V_{IN}=0V

Note: 1. This parameter is characterized but is not 100% tested in production.

Power-Up Requirements and Reset Behavior

During a power-up sequence, the V_{cc} supplied to the AT24C08D should monotonically rise from GND to the minimum V_{cc} level as specified in DC and AC Operating Range with a slew rate no faster than 0.1V/µs.

Device Reset

To prevent inadvertent write operations or other spurious events from happening during apower-up sequence, the AT24C08D includes a Power-On-Reset (POR) circuit. Upon power-up, the device will not respond to any commands until the V_{CC} level crosses the internal voltage threshold (V_{POR}) that brings the device out of reset and into standby mode.
The system designer must ensure the instructions are not sent to the device until the V_{CC} supply has reached a stable value greater than or equal to the minimum V_{CC} level. Additionally, once the V_{CC} is greater than or equal to the minimum V_{CC} level, the bus Master must wait at least t_{PUP} before sending the first command to the device. See Table 9 for the values associated with these power-up parameters.

Table 9 Power-up Conditions[1]

Symbol	Parameter	Min	Max	Units
t_{PUP}	Time required after V_{CC} is stable before the device can accept commands	100		μs
V_{POR}	Power-On Reset Threshold Voltage		1.5	V
t_{POFF}	Minimum time at V_{CC}=0V between power cycles.	1		ms

Note: 1. These parameters are characterized but they are not 100% tested in production.

If an event occurs in the system where the V_{CC} level supplied to the AT24C08D drops below the maximum V_{POR} level specified, it is recommended that a full power cycle sequence be performed by first driving the V_{CC} pin to GND waiting at least the minimum t_{POFF} time, and then performing a new power-up sequence in compliance with the requirements defined in this section.

Table 10. EEPROM Cell Performance Characteristics

Operation	Test Condition	Min	Max	Units
Write Endurance[1]	T_A=25°C,V_{CC}(min)<V_{CC}<V_{CC}(max)Byte or Page Write Mode	1,000,000	—	Write Cycles
Data Retention[2]	T_A=55°C,V_{CC}(min)<V_{CC}<V_{CC}(max)	100	—	Years

Notes: 1. Write endurance performance is determined through characterization and the qualification process.
2. The data retention capability is determined through qualification and is checked on each device in production


Order information


Order Number	Package	Package Quantity	Marking On The park	Temperature
AT24C08D-SSHM-T-TUDI	SOP8	Tape,Reel,4000	08DM	-40℃ to 85℃
AT24C08D-XHM-T-TUDI	TSSOP8	Tape,Reel,4000	24C08D	
			08DM	
AT24C08D-PUM-TUDI	DIP8	Tube,50,A box of 2000	24C08D	
			08DM	
AT24C08D-STUM-T-TUDI	SOT23	Tape,Reel,3000	24C08D	
			8DMU	


Revision history

	Date	Revision	Page
V1.0	2022/6	New	1-18
V1.1	2025/3	Update model and PDF template	1-27

Package SOP8










Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	1.350	1.750	0.053	0.069
A1	0.100	0.250	0.004	0.010
A2	1.350	1.550	0.053	0.061
B	0.330	0.510	0.013	0.020
C	0.190	0.250	0.007	0.010
D	4.780	5.000	0.188	0.197
E	3.800	4.000	0.150	0.157
E1	5.800	6.300	0.228	0.248
e	1.270TYP		0.050TYP	
L	0.400	1.270	0.016	0.050
θ	0°	8°	0°	8°

Package DIP8











Symbol	Min	Non	Max
A1	6.28	6.33	6.38
A2	6.33	6.38	6.43
A3	7.52	7.62	7.72
A4	7.80	8.40	9.00
B1	9.15	9.20	9.25
B2	9.20	9.25	9.30
C		5.57	
D		1.52	
E	0.43	0.45	0.47
F		2.54	
G		0.25	
H	1.54	1.59	1.64
工	3.22	3.27	3.32
R		0.20	
M1	9°	10°	11°
M2	11°	12°	13°

Package TSSOP8












Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
D	2.900	3.100	0.114	0.122
E	4.300	4.500	0.169	0.177
b	0.190	0.300	0.007	0.012
C	0.090	0.200	0.004	0.008
E1	6.250	6.550	0.246	0.258
A		1.200		0.047
A2	0.800	1.000	0.031	0.039
A1	0.050	0.150	0.002	0.006
e	0.65(BSC)		0.026(BSC)	
L	0.500	0.700	0.020	0.028
H	0.25(TYP)		0.01(TYP)	
θ	1°		1°	

Package SOT23-5







Symbol	Dimensions In Millimeters		Dimensions In Inches	
	MIN	MAX	MIN	MAX
A	1.050	1.250	0.041	0.049
A1	0.000	0.100	0.000	0.004
A2	1.050	1.150	0.041	0.045
b	0.300	0.400	0.012	0.016
C	0.100	0.200	0.004	0.008
D	2.820	3.020	0.111	0.119
E	1.500	1.700	0.059	0.067
E1	2.650	2.950	0.104	0.116
e	0.950TYP		0.037TYP	
e1	1.800	2.000	0.071	0.079
L	0.700REF		0.028REF	
L1	0.300	0.600	0.012	0.024
θ	0°	8°	0°	8°

Important statement:

●TUDI Semiconductor reserves the right to modify the product manual without prior notice! Before placing an order, customers need to confirm whether the obtained information is the latest version and verify the completeness of the relevant information.

●Any semi-guide product is subject to failure or malfunction under specified conditions. It is the buyer's responsibility to comply with safety standards when using TUDI Semiconductor products for system design and whole machine manufacturing.And take the appropriate safety measures to avoid the potential in the risk of loss of personal injury or loss of property situation!

●TUDI Semiconductor products have not been licensed for life support, military, and aerospace applications,and therefore TUDI Semiconductor is not responsible for any consequences arising from the use of this product in these areas.

●If any or all TUDI Semiconductor products (including technical data, services) described or contained in this document are subject to any applicable local export control laws and regulations, they may not be exported without an export license from the relevant authorities in accordance with such laws.

●The specifications of any and all TUDI Semiconductor products described or contained in this document specify the performance, characteristics, and functionality of said products in their standalone state, but do not guarantee the performance, characteristics, and functionality of said products installed in Customer's products or equipment. In order to verify symptoms and conditions that cannot be evaluated in a standalone device, the Customer should ultimately evaluate and test the device installed in the Customer's product device.

●TUDI Semiconductor documentation is only allowed to be copied without any alteration of the content and with the relevant authorization.TUDI Semiconductor assumes no responsibility or liability for altered documents.

●TUDI Semiconductor is committed to becoming the preferred semiconductor brand for customers, and TUDI Semiconductor will strive to provide customers with better performance and better quallity products.