

# ISO808, ISO808-1

## Datasheet

## Galvanic isolated octal high-side power solid state relay for high inductive loads



PowerSO-36

Product status link	
ISO808	
ISO808-1	

Product label	
SUSTAINABLE TECHNOLOGY	

### Features

- V<sub>CC(AMR)</sub> = 45 V
- Wide process side op. range V<sub>CC</sub> = 9.2 to 36 V
- $R_{DS}(on) = 0.125 \Omega \text{ per channel (TYP)}$
- Fast demagnetization of inductive loads V<sub>DEMAG(TYP)</sub> = V<sub>CC</sub> 54 V
  - Per channel process side op. current
    - ISO808 I<sub>OUT</sub> < 0.7 A
      - ISO808-1 I<sub>OUT</sub> < 1 A
  - Low process and logic sides supply current
- Under-voltage shut down with auto restart and hysteresis
- Logic side 5 V and 3.3 V TTL/CMOS and MCU compatible I/Os
- Common output enable/disable pin
- Reset function for IC outputs disable
- High common mode transient immunity
- Short circuit protection on output channels
  - ISO808 I<sub>LIM(MIN)</sub> = 0.7 A
  - ISO808 I<sub>LIM(MIN)</sub> = 1 A
- Per-channel over-temperature protection with thermal independence of separate channels
- Case over-temperature protection
- Over-voltage protection (V<sub>CC</sub> clamping)
- Loss of GND and V<sub>CC</sub> protections
- Common fault open drain diagnostic
- Designed to meet IEC 61000-4-2, IEC 61000- 4-4, IEC 61000-4-5 and IEC 61000-4-8
- UL1577 and UL508 certified
- PowerSO-36 Package

## **Applications**

- Programmable logic control
- Industrial PC peripheral input/output
- Numerical control machines
- Drivers for all type of loads (resistive, capacitive, inductive)

## **Description**

The ISO808 and ISO808-1, are galvanic isolated 8-channel drivers featuring a low supply current. Each driver contains 2 independent galvanic isolated voltage domains ( $V_{CC}$  and  $V_{DD}$  for the Process and Control Logic stages, respectively). The ICs are intended for driving any kind of load with one side connected to ground.

Active channel current limitation (OVL) combined with thermal shutdown (OVT), independent for each channel, protects the device against overload.

Built-in thermal shutdown protects each channel from overtemperature and overload: each overheated channel automatically turns OFF after its junction temperature triggers the protection threshold ( $T_{JSD}$ ). The channel turns back ON if its junction temperature decreases lower than restart threshold ( $T_{JR}$ ).

An additional case temperature sensor protects the whole chip against overtemperature (OVC event): if the case temperature triggers the  $T_{CSD}$  threshold then overloaded channels are turned OFF and restart only when case temperature decreased down to the reset threshold ( $T_{CR}$ ). Non overloaded channels continue to operate normally.

Other embedded functions are loss of ground protection, V<sub>CC</sub> and V<sub>DD</sub> UVLOs (with hysteresis), and watchdog.

An internal circuit provides an OR-wired not latched OVT that is reported on the common FAULT indicator pin. FAULT is an open drain, active low, fault indication pin.

The Synchronous Control Mode (by driving SYNC and LOAD pins independently) is used to reduce the jittering of the outputs and to drive at the same time the outputs of different devices.



# 1 Block diagram

57



#### 169 - Rev 1

page 3/38



# 2 Pin connection



### Table 1. Pin description

Pin	Name	Description
1	N.C.	Not connected
2	V <sub>DD</sub>	Positive Control Logic Stage supply
3	OUT_EN	Output enable
4	SYNC	Input to output synchronization signal, active low
5	LOAD	Load input data signal, active low
6	IN1	Channel 1 input
7	IN2	Channel 2 input
8	IN3	Channel 3 input
9	IN4	Channel 4 input
10	IN5	Channel 5 input
11	IN6	Channel 6 input
12	IN7	Channel 7 input
13	IN8	Channel 8 input
14	FAULT	Common fault (OVT and Internal Communication Error) diagnostic pin - active low
15	GND <sub>DD</sub>	Input logic ground, negative logic supply
16	NC	Not connected
17	NC	Not connected
18	NC	Not connected
19	GND <sub>CC</sub>	Output power ground
20	NC	Not connected
21	0.1170	
22	OUT8	Channel 8 power output
23	0.117	Obernel 7 neuron autout
24	OUT7	Channel 7 power output
25	OUT6	Channel 6 power output
26	0010	
27	OUT5	Channel 5 power output
28	0015	
29	OUT4	Channel 4 power output
30	0014	
31	OUT3	Channel 3 power output
32	0010	
33	OUT2	Channel 2 power output
34	5012	
35	OUT1	Channel 1 power output
36	0011	
TAB	V <sub>CC</sub>	Exposed tab internally connected to $V_{\mbox{\scriptsize CC}}$ positive Process Stage supply voltage



# 3 Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
V <sub>CC</sub>	Process Stage supply Voltage	-0.3	+45	V
V <sub>DD</sub>	Control Logic Stage supply Voltage	-0.3	+6	V
V <sub>IN</sub>	DC Input pins (IN <sub>X</sub> , $\overline{\text{LOAD}}$ , $\overline{\text{SYNC}}$ and OUT_EN) Voltage	-0.3	V <sub>DD</sub>	V
V <sub>FAULT</sub>	FAULT pin Voltage	-0.3	+6.0	V
I <sub>GNDdd</sub>	DC digital ground Reverse Current		-25	mA
I <sub>OUT</sub>	Channel Output Current (continuous)		Internally limited	А
I <sub>GNDcc</sub>	DC Power Ground Reverse Current		-250	mA
I <sub>RX</sub>	Single pin Reverse Output Current (from OUTx pins to $V_{CC})$		-2	Α
I <sub>RT</sub>	Total Reverse Output Current (from OUTx pins to V_CC) @ T_AMB 25 $^\circ\text{C}$		-24	Α
I <sub>IN</sub>	DC Input pins (IN <sub>X</sub> , $\overline{\text{LOAD}}$ , $\overline{\text{SYNC}}$ and OUT_EN) current	-10	+10	mA
I <sub>FAULT</sub>	FAULT pin Current	-10	+10	mA
V <sub>ESD</sub>	Electrostatic discharge with Human Body Model (R = 1.5 K $\Omega$ ; C = 100 pF)		2000	V
V <sub>IO</sub>	Isolation voltage applied between $GND_{DD}$ and $GND_{CC}$ pins		180	V <sub>PEAK</sub>
EAS	Single pulse avalanche energy per channel, all channels driven simultaneously @T_{AMB}= 125 $^\circ\text{C},~\text{I}_{OUT}$ = 0.6 A		2.11	J
P <sub>TOT</sub>	Power dissipation		Internally limited (1)	W
TJ	Junction operating temperature		Internally limited (1)	°C
T <sub>STG</sub>	Storage Temperature		-40 to 150	°C

#### Table 2. Absolute maximum ratings

1. Protection functions are intended to avoid IC damage in fault conditions and are not intended for continuous operation. Continuous or repetitive operation of protection functions may reduce the IC lifetime.



# 4 Thermal data

### Table 3. Thermal data

Symbol	Parameter	Max. value	Unit
R <sub>th j-case</sub>	Thermal resistance, junction-to-case (1)	0.8	°C/W
R <sub>th j- amb</sub>	Thermal resistance, junction-to-ambient <sup>(2)</sup>	16.9	C/VV

1. Rth between the die and the bottom case surface measured by cold plate as per JESD51-12.

2. JESD51-7.

# 5 Electrical characteristics

## 9.2 V $\leq$ V<sub>CC</sub> $\leq$ 36 V; 2.75 V $\leq$ V<sub>DD</sub> $\leq$ 5.5 V; -40 °C < T<sub>J</sub> < 125 °C, unless otherwise specified.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>CC</sub>	Operating voltage range		9.2		36	V
V <sub>CC(THON)</sub>	V <sub>CC</sub> undervoltage turn-on threshold	$V_{DD}$ = 3.3 V, $V_{CC}$ increasing		8.4	9.2	V
V <sub>CC(THOFF)</sub>	V <sub>CC</sub> undervoltage turn-off threshold	$V_{DD}$ = 3.3 V, V $_{CC}$ decreasing	7.7	8.1		V
V <sub>CC(HYS)</sub>	V <sub>CC</sub> undervoltage hysteresis			0.15		V
V <sub>CCclamp</sub>	Clamp on VCC pin	I <sub>clamp</sub> = 20 mA	47	52	57	V
D	ON state registeres (see Figure 2)	I <sub>OUT</sub> = 0.5 A, T <sub>J</sub> = 25 °C		0.125	0.16	_
R <sub>DS(ON)</sub>	ON state resistance (see Figure 3)	I <sub>OUT</sub> = 0.5 A, T <sub>J</sub> = 125 °C			0.26	Ω
l	Device events evenent	All channels in OFF state, $V_{CC}$ = 36 V		5.5		
I <sub>CC</sub>	Power supply current	All channels in ON state, $V_{CC}$ = 36 V		16		mA
I <sub>LGND</sub>	Ground disconnection output current	$V_{CC} = V_{GND} = 0 V, V_{OUT} = -24 V$			500	μA
V <sub>OUT(OFF)</sub>	OFF state output voltage	Channel OFF and I <sub>OUT</sub> = 0 A			3	V
I <sub>OUT(OFF)</sub>	OFF state output current	Channel OFF and V <sub>OUT</sub> = 0 V			5	μA

#### Table 4. Power section

### Table 5. Digital supply voltage

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Operating voltage range		2.75		5.5	V
V <sub>DD(THON)</sub>	V <sub>DD</sub> undervoltage turn-on threshold	$V_{CC}$ = 24 V, $V_{DD}$ increasing	2.55		2.75	V
V <sub>DD(THOFF)</sub>	V <sub>DD</sub> undervoltage turn-off threshold	$V_{CC}$ = 24V, V <sub>DD</sub> decreasing	2.45		2.65	V
V <sub>DD(HYS)</sub>	V <sub>DD</sub> undervoltage hysteresis		0.04	0.1		V
I		$V_{DD}$ = 5 V and input channel with a steady logic level	c 4.5 6	6	mA	
I <sub>DD</sub>	V <sub>DD</sub> supply current	$V_{DD}$ = 3.3 V and input channel with a steady logic level		4.4	5.9	mA

Symbol	Parameter		Test conditions	Min.	Тур.	Max.	Unit
V <sub>FAULT</sub>	FAULT pin open drain voltage output low		I <sub>FAULT</sub> = 5 mA			0.4	V
I <sub>LFAULT</sub>	FAULT output leakage current		V <sub>FAULT</sub> = 5 V			1	μA
I <sub>PEAK</sub>	Maximum DC output current befo	ore limitation				2.3	А
l	Short circuit current limitation	ISO808	V <sub>CC</sub> = 24 V R <sub>LOAD</sub> = 0 Ω	0.7		1.9	А
LIM	Short circuit current limitation	ISO808-1		1		1.9	A
Hyst	I <sub>LIM</sub> tracking limits	IM tracking limits			0.3		Α
T <sub>JSD</sub>	Junction shutdown temperature			150	175	200	°C
T <sub>JR</sub>	Junction reset temperature				150		°C
T <sub>JHYST</sub>	Junction thermal hysteresis				15		°C
T <sub>CSD</sub>	Case shutdown temperature			125	130	135	°C
T <sub>CR</sub>	Case reset temperature				115		°C
T <sub>CHYST</sub>	Case thermal hysteresis				15		°C
V <sub>DEMAG</sub>	Output voltage at turn-off		I <sub>OUT</sub> = 0.5 A; I <sub>LOAD</sub> ≥ 1 mH	V <sub>CC</sub> -50	V <sub>CC</sub> -54	V <sub>CC</sub> -58	V

### Table 6. Diagnostic pin and output protection function

## Table 7. Power switching characteristics (V<sub>CC</sub> = 24 V; R<sub>LOAD</sub> = 48 $\Omega$ ; -40 °C < T<sub>J</sub> < 125 °C)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
dV/dt(ON)	Turn-on voltage slope			0.7		V/µs
tr	Rise time	(see Figure 4)		19	32	μs
dV/dt(OFF)	Turn-off voltage slope			1.5		V/µs
tf	Fall time			7	23	μs
td(ON)	Turn-ON delay time			15	24	μs
td(OFF)	Turn-OFF delay time	(see Figure 5, Figure 6)		43	80	μs
t <sub>w(OUT_EN)</sub>	OUT_EN pulse width	(see Figure 8, Figure 9)	150			ns
t <sub>p(OUT_EN)</sub>	OUT_EN propagation delay			40	80	μs



dV(OFF)

←→ tf

(NO)/NP

← tr

10%

## Figure 3. R<sub>DS(on)</sub> measurement

57

t





Figure 5. td(ON)-td(OFF) Synchronous Control Mode (SCM)

Figure 6. td(ON)-td(OFF) Direct Control Mode (DCM)



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	$\overline{\text{LOAD}},\overline{\text{SYNC}},\text{IN}_X\text{and}\text{OUT}\_\text{EN}$ low level voltage		-0.3		0.3 x V <sub>DD</sub>	V
V <sub>IH</sub>	$\overline{\text{LOAD}},\overline{\text{SYNC}},\text{IN}_X\text{and}\text{OUT}\_\text{EN}$ high level voltage		0.7 x V <sub>DD</sub>		V <sub>DD</sub> +0.3	V
V <sub>I(HYST)</sub>	$\overline{\text{LOAD}},\overline{\text{SYNC}},\text{IN}_X\text{and}\text{OUT}\_\text{EN}$ hysteresis voltage	$V_{DD}$ = 5 V		100		mV
l <sub>IN</sub>	$\overline{\text{LOAD}},\overline{\text{SYNC}},\text{IN}_X\text{and}\text{OUT}\_\text{EN}\text{current}$	V <sub>IN</sub> = 5 V	10	55	90	μA

## Table 9. Parallel interface timings ( $V_{DD}$ = 5 V; $V_{CC}$ = 24 V; -40 °C < T<sub>J</sub> < 125 °C)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>dis(SYNC)</sub>	SYNC disable time	Sync. control mode	10			μs
t <sub>dis(DCM)</sub>	SYNC, LOAD disable time	Direct control mode	80			ns
t <sub>w(SYNC)</sub>	SYNC negative pulse width	Sync. control mode	20		195	μs
t <sub>su(LOAD)</sub>	LOAD setup time	Sync. control mode	80			ns
t <sub>h(LOAD)</sub>	LOAD hold time	Sync. control mode	400			ns
t <sub>w(LOAD)</sub>	LOAD pulse width	Sync. control mode	240			ns
t <sub>su(IN)</sub>	Input setup time		80			ns
t <sub>h(IN)</sub>	Input hold time		10			ns
+	Input pulse width	Sync. control mode	160			ns
t <sub>w(IN)</sub>	Input pulse width	Direct control mode	20			μs
t <sub>INLD</sub>	IN to LOAD time	Direct control mode from IN variation to $\overline{\text{LOAD}}$ falling edge	80			ns
t <sub>LDIN</sub>	LOAD to IN time	Direct control mode from LOAD falling edge to IN variation	400			ns
t <sub>jitter(SCM)</sub>		Sync. control mode			6	
t <sub>jitter(DCM)</sub>	Jitter on single channel	Direct control mode			20	μs

## Table 10. Internal communication timings (V<sub>DD</sub> = 5 V; V<sub>CC</sub> = 24 V; -40 °C < $T_J$ < 125 °C)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
f <sub>refresh</sub>	Refresh delay			15		kHz
t <sub>WD</sub>	Watchdog time		272	320	400	μs

#### Table 11. Insulation and safety-related specifications

Symbol	Parameter	Test conditions	Value	Unit
CLR <sup>(1)</sup>	Clearance (minimum external air gap)	Measured from input terminals to output terminals, shortest distance through air	2.6	mm
CPG (1)	Creepage (minimum external tracking)	Measured from input terminals to output terminals, shortest distance path along body	2.6	mm
CTI <sup>(2)</sup>	Comparative tracking index (tracking resistance)		≥400	V
	Isolation group	Material group	П	-

1. Creepage and clearance requirements should be applied according to the specific equipment isolation standard of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the PCB do not reduce this distance.

2. When high voltage is applied across the isolator, electric discharges on or close to the surface of the package, can cause localized deterioration in the mold compound, resulting in a partially conducting path from one side of the isolator to the other. This phenomenon is called tracking. The ability of a material to withstand tracking is quantified by a comparative tracking index (CTI). Using a mold compound with a higher CTI allows the use of smaller packages and saves board space.

Symbol	Parameter	Test condition	Value	Unit
In accorda	nce with IEC 60747-17			
		Method a, type test,		
		tm = 10 s	1500	V <sub>PEAK</sub>
V <sub>PR</sub>	Input-to-output test voltage	partial discharge < 5 pC		
* PR	input-to-output test voltage	Method b, 100% production test,		
		tm = 1 s	1758	V <sub>PEAK</sub>
		partial discharge < 5 pC		
V <sub>IOTM</sub>	Transient overvoltage	Type test; t <sub>ini</sub> = 60 s	3537	V <sub>PEAK</sub>
VIOSM	Maximum surge insulation voltage	Type test	3537	V <sub>PEAK</sub>
R <sub>IO</sub>	Insulation resistance	Type test V <sub>IO</sub> = 500 V, T <sub>STG</sub> = 60 s	>10 <sup>9</sup>	Ω
UL1577				
V <sub>ISO</sub>	Insulation withstand voltage	1 min. type test	2000/2830	V <sub>RMS</sub> /V <sub>PEAK</sub>
$V_{\text{ISO}}$ test	Insulation withstand test	1 s 100% production	2500/3537	V <sub>RMS</sub> /V <sub>PEAK</sub>
Common M	Mode Transient Immunity			
dV <sub>ISO</sub> /dt	СМТІ	Type test at $V_{CM}$ = 500 V	±25	V/ns
				<u>.</u>

#### Table 12. Insulation characteristics

#### Table 13. Safety limits

Symbol	Parameter	Test conditions	Value	Unit		
Input safety, Logic side						
T <sub>SI</sub>	Safety temperature of Logic side	-	150	°C		
P <sub>SI</sub>	Safety power of Logic side <sup>(1)</sup>	$V_{DD} \le 6.0 \text{ V}, V_{LOGIC(x)} \le 6.0 \text{ V}, I_{LOGIC(x)} \le 10 \text{ mA}, T_J \le T_{SI}$	0.9	W		
Output safety, Process side						
T <sub>SO</sub>	Safety temperature of Process side	-	150	°C		
P <sub>SO</sub>	Safety power of Process side <sup>(1)</sup>	$V_{CC} \le 36 \text{ V}, \text{ I}_{OUT(x)} \le 1.5 \text{ A}, \text{ T}_{J} \le \text{T}_{SO}$	5	W		

 Respecting the above limits prevents potential damage to the isolation barrier upon failure on logic or process side circuitry. The user should apply these values to protect the IC and ensure the safety of the embedded isolation barrier. LOGIC(x) stands for any pin on the logic side; OUT(x) stands for any of the 8 output pins on the process side.

# 6 Functional description

## 6.1 Parallel interface

The integrated smart parallel interface offers three interfacing signals easily managed by a micro-controller. The  $\overline{\text{LOAD}}$  signal enables the input buffer storing the value of the channel inputs. The SYNC signal copies the input buffer value into the transmission buffer and manages the synchronization between low voltage side and the channel outputs on the isolated side.

The OUT\_EN signal enables the channel outputs. An internal refresh signal updates the configuration of the channel outputs with a  $f_{refresh}$  frequency. This signal can be disabled forcing low the SYNC input when LOAD is high. SYNC and LOAD pins can be in direct control mode (DCM) or synchronous mode (SCM). The operation of these two signals is described as follows:

LOAD	SYNC	OUT_EN	Device behavior
Don't care	Don't care	Low <sup>(1)</sup>	The outputs are disabled (turned off)
High	High	High	The outputs are left unchanged
Low	High	High	The input buffer is enabled, the outputs are left unchanged
High	Low	High	The internal refresh signal is disabled, the transmission buffer is updated and the outputs are left unchanged
Low	Low	High	The device operates in direct control mode as described in section 7.2 Direct Control Mode (DCM)

#### Table 14. Interface signal operation (general)

1. The outputs are turned off on OUT\_EN falling edge and they are kept disabled as long as it is low

### 6.1.1 Input signals (IN1 to IN8)

Inputs from IN1 to IN8 are the driving signals of the corresponding OUT1 to OUT8 outputs. Data are directly loaded on related outputs if SYNC and LOAD inputs are low (DCM operation) or stored into input buffer when LOAD is low, and SYNC is high.

### 6.1.2 Load input data (LOAD)

The input is active low; it stores the data from IN1 to IN8 into the input buffer

### 6.1.3 Output synchronization (SYNC)

The input is active low; it enables the integrated transmission buffer loading input buffer data and manages the transmission between the two isolated sides of the device.

### 6.1.4 Watchdog

The IC is composed by two chips (Logic Stage and Process Stage) supplied by two independent and galvanic isolated sources ( $V_{DD}/GND_{DD}$  and  $V_{CC}/GND_{CC}$  pins, respectively). The IC provides a watchdog function in order to guarantee a safe condition for the Process Stage when  $V_{DD}$  (or  $GND_{DD}$ ) supply voltage is missing. If the Logic Stage does not update the output status within t<sub>WD</sub>, all the outputs of the Process Stage are disabled until a new update request is received. The Logic Stage chip periodically sends a refresh signal to the Process Stage chip. The refresh signal is also considered a valid update signal to reset the timeout counter on the Process Stage, so the isolated side watchdog does not protect the system from a failure of the host controller (e.g., MCU freezing).



#### Figure 7. Watchdog behavior

#### 6.1.5 Output enable (OUT\_EN)

This pin provides a fast way to disable all the outputs simultaneously. When the OUT\_EN pin is driven low for at least  $t_{W(OUT_EN)}$ , all eight outputs are disabled. This timing execution is compatible with an external reset push from the operator, safety requirements, and permits, in a PLC system, a micro-controller polling for obtain all internal information during a reset procedure.



# ---

57/

## 6.2 Direct Control Mode (DCM)

When SYNC and LOAD inputs are driven by the same signal, the device operates in direct control mode (DCM). In DCM the SYNC / LOAD signal operates as an active low input enable:

- When the signal is high, the current output configuration is kept regardless the input values
- When the signal is low, each channel input directly drives the respective output

This operation mode can also be set shorting both signals to the digital ground; in this case the channel outputs are always directly driven by the inputs except when OUT\_EN is low (outputs disabled).

#### Table 15. Interface signal operation in DCM

SYNC / LOAD	OUT_EN	Device behavior
Don't care	Low <sup>(1)</sup>	The outputs are disabled (turned off)
High	High	The outputs are left unchanged
Low	High	The channel inputs drive the outputs

1. The outputs are turned off on OUT\_EN falling edge and they are kept disabled as long as it is low



#### Figure 10. Direct Control Mode, IC configuration



#### Figure 11. Direct Control Mode, time diagram

### 6.3 Synchronous Control Mode (SCM)

When  $\overline{SYNC}$  and  $\overline{LOAD}$  inputs are independently driven, the device can operate in synchronous control mode (SCM). The SCM is used to reduce the jittering of the outputs and to drive all outputs of different devices at the same time. In SCM the  $\overline{LOAD}$  signal is forced low to update the input buffer while the  $\overline{SYNC}$  signal is high. The  $\overline{LOAD}$  signal is raised and the  $\overline{SYNC}$  one is forced low for at least  $t_{SYNC(SCM)}$ . During this period, the internal refresh is disabled and any pending transmission between the low voltage and the isolated side is completed. When the  $\overline{SYNC}$  signal is raised the channel output configuration is changed according to the one stored in the input. If the  $t_{SYNC(SCM)}$  limit is met, the maximum jitter of the channel outputs is  $t_{jitter(SCM)}$ . If more devices share the same  $\overline{SYNC}$  signal, all device outputs change simultaneously with a maximum jitter related to maximum delay and maximum jitter for single device.

LOAD	SYNC	OUT_EN	Device behavior
Don't care	Don't care	Low <sup>(1)</sup>	The outputs are disabled (turned off)
High	High	High	The outputs are left unchanged
Low	High	High	The input buffer is enabled, the outputs are left unchanged
High	Low	High	The internal refresh signal is disabled, the transmission buffer is updated and the outputs are left unchanged
Low	Low	High	Should be avoided (DCM operation only)

#### Table 16. Interface signal operation in synchronous mode

1. The outputs are turned off on OUT\_EN falling edge and they are kept disabled as long as it is low

57/



Figure 13. Synchronous Control Mode, time diagram





### 6.4 FAULT indication

The FAULT pin is an active low open drain output indicating fault conditions. This pin is activated when at least one of the following conditions occurs:

- Junction over-temperature (T<sub>JX</sub> >T<sub>JSD</sub>) of one or more channels of the Process Stage or case shut-down
  protection (T<sub>C</sub> >T<sub>CSD</sub>) is active
- Internal communication error.

The communication error is intended as an internal data corruption event in the data transfer through isolation. In case of communication error, the outputs are initially kept in the previous status and then reset (turned off) at the first communication error during data transfer of the refresh signal

#### 6.4.1 Junction overtemperature

The thermal status of the device is updated during each transmission sequence between the two isolated stages. In SCM operation, when LOAD signal is high and SYNC one is low, the communication between the two stages is disabled. In this case the thermal status of the device cannot be updated, and the FAULT indication could be different to the actual status. In any case, the thermal protections of the channel outputs in the Process Stage are always operative.







## 7 Power section

## 7.1 Current limitation

The current limitation process is activated when the current sense connected on the output stage measures a current value higher than a fixed threshold. When this condition is verified, the gate voltage is modulated to avoid output current increasing over the limitation value.

The following figures (where  $BIT_X$  is intended as Xth bit of the Output Status Register) show typical output current waveforms with different load conditions.







### 7.2 Thermal protection

57/

The device is protected against overheating due to overload conditions. During driving period, if the output is overloaded, the device suffers two different thermal stresses, the first one related to the junction, and the second related to the case.

The two faults have different trigger thresholds: the junction protection threshold  $(T_{JSD})$  is higher than that of the case protection  $(T_{CSD})$ . Generally, the first protection that is activated in thermal stress conditions is the junction thermal shutdown. The output is turned off when the temperature is higher than the related threshold and turned back on when it falls below the reset threshold  $(T_{JR})$ . This behavior continues while the fault on the output is present.

If the thermal protection is active and the temperature of the package increases over the fixed case protection threshold, the case protection is activated, and the output is switched off and back on when the junction temperature of each channel in fault and case temperature are below the respective reset thresholds.



#### Figure 22. Thermal protection flowchart









57



# 8 Reverse polarity protection

Reverse polarity protection can be implemented on the board using two different solutions (or both, which is recommended):

- 1. Placing a resistor (R<sub>GND</sub>) between IC GND pin and load GND
- 2. Placing a diode in parallel to a resistor between IC GND pin and load GND

If option 1 is selected, the minimum resistance value must be selected according to the following equation:

$$R_{GND} \ge \frac{V_{CC}}{I_{GND}_{CC}} \tag{1}$$

where  $I_{GNDCC}$  is the DC reverse ground pin current and can be found in Table 2.

The power dissipated by R<sub>GND</sub> during reverse polarity is:

$$P_D = \frac{\left(V_{CC}\right)^2}{R_{GND}} \tag{2}$$

If option 2 is selected, the diode has to be chosen by taking into account  $V_{RRM} > |V_{CC}|$  and its power dissipation capability:

$$P_D \ge I_S \times V_F \tag{3}$$

Note: In normal operation (no reverse polarity), there is a voltage drop ( $\Delta V$ ) between GND of the device and GND of the system. Using option 1,  $\Delta V = Rgnd * Icc$ . Using option 2,  $\Delta V = VF@(IF)$ .



#### Figure 25. Reverse polarity protection

Note:

*Input(i) is intended as any input pin on logic side.* This schematic can be used with any type of load.

57/

(4)

# 9 Reverse polarity on VDD

The reverse polarity on V<sub>DD</sub> can be implemented on the board by placing a diode between the GND<sub>DD</sub> pin and GND digital ground.

The diode must be chosen by taking into account  $V_{RRM} > |V_{DD}|$  and its power dissipation capability:

$$P_D \ge I_{DD} \times V_F$$

Note: In normal operation (no reverse polarity), due to the diode, there is a voltage drop ( $\Delta V = VF@(Idd)$ ) between  $GND_{DD}$  of the device and digital ground of the system. In order to guarantee proper triggering of the input signal,  $\Delta V(max.)$  must result lower than  $V_{IH(MIN)}$ .



#### Figure 26. V<sub>DD</sub> reverse polarity protection

Note: Input(i) is intended as any input pin on logic side.

#### Demagnetization energy 10





57



# 11 Conventions

## **11.1** Supply voltage and power output conventions



#### Figure 28. Supply voltage and power output conventions

# **12** Thermal information

# 12.1 Thermal impedance

57





# 13 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

## **13.1** PowerSO-36 package information



### Figure 30. PowerSO-36 package outline

Dim.		mm	
Dim.	Min.	Тур.	Max.
A			3.6
a1	0.10		0.30
a2			3.30
b	0.22		0.38
С	0.23		0.32
D <sup>(1)</sup>	15.80		16.00
D1	9.40		9.80
E	13.90		14.50
E1 <sup>(1)</sup>	10.90		11.10
E2			2.90
E3	5.80		6.20
е		0.65	
e3		11.05	
G	0		0.10
Н	15.50		15.90
h			1.10
L	0.80		1.10
N			10°
S	0°		8°

#### Table 17. PowerSO-36 package mechanical data

1. "D" and "E1" do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm (0.006"). Critical dimensions are "a3", "E" and "G"





#### Table 18. PowerSO-36 footprint data

Dim	mm
А	9.5
В	14.7-15.0
C	12.5-12.7
D	6.3
E	0.42
G	0.65

57



# **14 Packing information**

## 14.1 PowerSO-36 packing information

#### Figure 32. PowerSO-36 carrier tape



NOTE;

1) Cumulative tolerance of 10 sprocket holes: 0.2nm 2) Camber: Inn/100nn nax





# 15 Ordering information

## Table 19. Ordering information

Part number	Package	Packaging
ISO808	PowerSO-36	Tube
ISO808-1	PowerSO-36	Tube
ISO808TR	PowerSO-36	Tape and reel
ISO808TR-1	PowerSO-36	Tape and reel

# **Revision history**

### Table 20. Document revision history

Date	Revision	Changes
21-Dec-2022	1	Initial release.



# Contents

1	Bloc	ck diagr	<i></i>	3
2	Pin	connect	tion	4
3	Abs	olute m	aximum ratings	6
4	The	rmal dat	ta	7
5	Elec	trical cl	haracteristics	8
6	Fun	ctional	description	
	6.1	Paralle	el interface	15
		6.1.1	Input signals (IN1 to IN8)	15
		6.1.2	Load input data (TOAD)	15
		6.1.3	Output synchronization (SYNC)	15
		6.1.4	Watchdog	16
		6.1.5	Output enable (OUT_EN)	16
	6.2	Direct	Control Mode (DCM)	17
	6.3	Synch	ronous Control Mode (SCM)	
	6.4	FAULT	Γ indication	20
		6.4.1	Junction overtemperature	20
7	Pow	ver secti	ion	
	7.1	Currer	nt limitation	
	7.2	Therm	nal protection	
8	Rev	erse po	larity protection	24
9	Rev	erse po	larity on VDD	
10	Dem	nagnetiz	zation energy	
11	Con	vention	IS	
	11.1	Supply	y voltage and power output conventions	
12	The	rmal inf	ormation	
	12.1	Therm	al impedance	
13	Pac		formation	
	13.1	Power	SO-36 package information	
14	Pac		formation	
	14.1		SO-36 packing information	
15	Ord		formation	
		-	۲	

# List of figures

Figure 1.	Block diagram	. 3
Figure 2.	Pin connection PowerSO-36 (top through view)	. 4
Figure 3.	R <sub>DS(on)</sub> measurement	10
Figure 4.	dV/dT definition	10
Figure 5.	td(ON)-td(OFF) Synchronous Control Mode (SCM)	11
Figure 6.	td(ON)-td(OFF) Direct Control Mode (DCM)	11
Figure 7.	Watchdog behavior	16
Figure 8.	OUT_EN without effect on output	16
Figure 9.	OUT_EN effective on output channel	16
Figure 10.	Direct Control Mode, IC configuration	
Figure 11.	Direct Control Mode, time diagram	
Figure 12.	Synchronous Control Mode, IC configuration	
Figure 13.	Synchronous Control Mode, time diagram	19
Figure 14.	Multiple device Synchronous Control Mode	
Figure 15.	Thermal status update	
Figure 16.	Switching on resistive load	
Figure 17.	Switching on bulb lamp	
Figure 18.	Switching on light inductive load	
Figure 19.	Switching on heavy inductive load	
Figure 20.	Short-circuit (with OVT) during ON-state	
Figure 21.	Switching on short-circuit (with OVT)	
Figure 22.	Thermal protection flowchart	
Figure 23.	Thermal protection and fault behavior (T <sub>JSD</sub> triggered before T <sub>CSD</sub> ).	23
Figure 24.	Thermal protection and fault behavior (T <sub>CSD</sub> triggered before T <sub>JSD</sub> ).	23
Figure 25.	Reverse polarity protection.	24
Figure 26.	V <sub>DD</sub> reverse polarity protection	25
Figure 27.	Single pulse demagnetization energy vs. load current (Typical values at T <sub>AMB</sub> = 125 °C)	26
Figure 28.	Supply voltage and power output conventions	27
Figure 29.	Simplified thermal model of the process stage	28
Figure 30.	PowerSO-36 package outline	29
Figure 31.	PowerSO-36 suggested footprint	31
Figure 32.	PowerSO-36 carrier tape	32
Figure 33.	PowerSO-36 shipping tube.	32

# List of tables

Table 1.	Pin description.	. 5
Table 2.	Absolute maximum ratings	. 6
Table 3.	Thermal data	. 7
Table 4.	Power section	. 8
Table 5.	Digital supply voltage	. 8
Table 6.	Diagnostic pin and output protection function.	. 9
Table 7.	Power switching characteristics (V <sub>CC</sub> = 24 V; $R_{LOAD}$ = 48 $\Omega$ ; -40 °C < T <sub>J</sub> < 125 °C)	. 9
Table 8.	Logic inputs and output.	12
Table 9.	Parallel interface timings ( $V_{DD}$ = 5 V; $V_{CC}$ = 24 V; -40 °C < T <sub>J</sub> < 125 °C)	12
Table 10.	Internal communication timings ( $V_{DD}$ = 5 V; $V_{CC}$ = 24 V; -40 °C < T <sub>J</sub> < 125 °C)	12
Table 11.	Insulation and safety-related specifications	13
Table 12.	Insulation characteristics.	13
Table 13.	Safety limits	14
Table 14.	Interface signal operation (general)	15
Table 15.	Interface signal operation in DCM	17
Table 16.	Interface signal operation in synchronous mode	18
Table 17.	PowerSO-36 package mechanical data	30
Table 18.	PowerSO-36 footprint data	31
Table 19.	Ordering information.	33
Table 20.	Document revision history	34

#### IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved