

General Description


The 841S04 is a PLL-based clock generator specifically designed for PCI Express™ Clock Generation applications. This device generates a 100MHz HCSL clock. The device offers a HCSL (Host Clock Signal Level) clock output from a clock input reference of 25MHz. The input reference may be derived from an external source or by the addition of a 25MHz crystal to the on-chip crystal oscillator. An external reference may be applied to the XTAL_IN pin with the XTAL_OUT pin left floating.

The device offers spread spectrum clock output for reduced EMI applications. An I²C bus interface is used to enable or disable spread spectrum operation as well as select either a down spread value of -0.35% or -0.5%.

Features

- Four 0.7V current mode differential HCSL output pairs
- Crystal oscillator interface: 25MHz
- Output frequency: 100MHz
- RMS period jitter: 3ps (maximum)
- Output skew: 70ps (maximum)
- Cycle-to-cycle jitter: 35ps (maximum)
- I²C support with readback capabilities up to 400kHz
- Spread Spectrum for electromagnetic interference (EMI) reduction
- 3.3V operating supply mode
- -40°C to 85°C ambient operating temperature
- Available in lead-free (RoHS 6) package

Block Diagram



Pin Assignment

SRCT3	1	SRCC4	24
SRCC3	2	SRCT4	23
V _{SS}	3	V _{DD}	22
V _{DD}	4	SDATA	21
SRCT2	5	SCLK	20
SRCC2	6	19	XTAL_OUT
SRCT1	7	18	XTAL_IN
SRCC1	8	17	V _{DD}
V _{SS}	9	16	V _{SS}
V _{DD}	10	15	nc
V _{SS}	11	14	V _{DAA}
IREF	12	13	V _{SS}

841S04

24-Lead TSSOP

4.4mm x 7.8mm x 0.925mm package body

G Package

Top View

Pin Description and Pin Characteristic Tables

Table 1. Pin Descriptions

Number	Name	Type	Description	
1, 2	SRCT3, SRCC3	Output	Differential output pair. HCSL interface levels.	
3, 9, 11, 13, 16	V _{SS}	Power	Ground for core and SRC outputs.	
4, 10, 17, 22	V _{DD}	Power	Power supply for core and SRC outputs.	
5, 6	SRCT2, SRCC2	Output	Differential output pair. HCSL interface levels.	
7, 8	SRCT1, SRCC1	Output	Differential output pair. HCSL interface levels.	
12	IREF	Input	An external fixed precision resistor (475Ω) from this pin to ground provides a reference current used for differential current-mode SRCCx, SRCTx clock outputs.	
14	V _{DDA}	Power	Power supply for PLL.	
15	nc	Unused	No connect.	
18, 19	XTAL_IN, XTAL_OUT	Input	Crystal oscillator interface. XTAL_IN is the input. XTAL_OUT is the output.	
20	SCLK	Input	Pullup	I ² C SMBus compatible SCLK. This pin has an internal pullup resistor, but is in high-impedance in power-down mode. LVCMOS/LVTTL interface levels.
21	SDATA	I/O	Pullup	I ² C SMBus compatible SDATA. This pin has an internal pullup resistor, but is in high-impedance in power-down mode. LVCMOS/LVTTL interface levels.
23, 24	SRCT4, SRCC4	Output	Differential output pair. HCSL interface levels.	

NOTE: *Pullup* refers to internal input resistors. See Table 2, *Pin Characteristics*, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance			4		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ

Serial Data Interface

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers, can be individually enabled or disabled. The registers associated with the Serial Data Interface initialize to their default

setting upon power-up, and therefore, use of this interface is optional. Clock device register changes are normally made upon system initialization, if any are required. The interface cannot be used during system operation for power management functions.

Data Protocol

The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte has been transferred. For byte write and byte read operations, the system controller can access

individually indexed bytes. The offset of the indexed byte is encoded in the command code, as described in *Table 3A*.

The block write and block read protocol is outlined in *Table 3B*, while *Table 3C* outlines the corresponding byte write and byte read protocol. The slave receiver address is 11010010 (D2h).

Table 3A. Command Code Definition

Bit	Description
7	0 = Block read or block write operation, 1 = Byte read or byte write operation.
6:5	Chip select address, set to "00" to access device.
4:0	Byte offset for byte read or byte write operation. For block read or block write operations, these bits must be "00000".

Table 3B. Block Read and Block Write Protocol

Bit	Description = Block Write	Bit	Description = Block Read
1	Start	1	Start
2:8	Slave address - 7 bits	2:8	Slave address - 7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
11:18	Command Code - 8 bits	11:18	Command Code - 8 bits
19	Acknowledge from slave	19	Acknowledge from slave
20:27	Byte Count - 8 bits	20	Repeat start
28	Acknowledge from slave	21:27	Slave address - 7 bits
29:36	Data byte 1 - 8 bits	28	Read = 1
37	Acknowledge from slave	29	Acknowledge from slave
38:45	Data byte 2 - 8 bits	30:37	Byte Count from slave - 8 bits
46	Acknowledge from slave	38	Acknowledge
	Data Byte/Slave Acknowledges	39:46	Data Byte 1 from slave - 8 bits
	Data Byte N - 8 bits	47	Acknowledge
	Acknowledge from slave	48:55	Data Byte 2 from slave - 8 bits
	Stop	56	Acknowledge
			Data Bytes from Slave/Acknowledge
			Data Byte N from slave - 8 bits
			Not Acknowledge

Table 3C. Byte Read and Byte Write Protocol

Bit	Description = Byte Write	Bit	Description = Byte Read
1	Start	1	Start
2:8	Slave address - 7 bits	2:8	Slave address - 7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
11:18	Command Code - 8 bits	11:18	Command Code - 8 bits
19	Acknowledge from slave	19	Acknowledge from slave
20:27	Data Byte- 8 bits	20	Repeat start
28	Acknowledge from slave	21:27	Slave address - 7 bits
29	Stop	28	Read
		29	Acknowledge from slave
		30:37	Data from slave - 8 bits
		38	Not Acknowledge
		39	Stop

Control Registers

Table 4A. Byte 0: Control Register 0

Bit	@Pup	Name	Description
7	0	Reserved	Reserved
6	1	SRC[T/C]4	SRC[T/C]4 Output Enable 0 = Disable (Hi-Z) 1 = Enable
5	1	SRC[T/C]3	SRC[T/C]3 Output Enable 0 = Disable (Hi-Z) 1 = Enable
4	1	SRC[T/C]2	SRC[T/C]2 Output Enable 0 = Disable (Hi-Z) 1 = Enable
3	1	SRC[T/C]1	SRC[T/C]1 Output Enable 0 = Disable (Hi-Z) 1 = Enable
2	1	Reserved	Reserved
1	0	Reserved	Reserved
0	0	Reserved	Reserved

NOTE: Pup denotes Power-up.

Table 4B. Byte 1: Control Register 1

Bit	@Pup	Name	Description
7	0	Reserved	Reserved
6	0	Reserved	Reserved
5	0	Reserved	Reserved
4	0	Reserved	Reserved
3	0	Reserved	Reserved
2	0	Reserved	Reserved
1	0	Reserved	Reserved
0	0	Reserved	Reserved

Table 4C. Byte 2: Control Register 2

Bit	@Pup	Name	Description
7	1	SRCT/C	Spread Spectrum Selection 0 = -0.35%, 1 = - 0.5%
6	1	Reserved	Reserved
5	1	Reserved	Reserved
4	0	Reserved	Reserved
3	1	Reserved	Reserved
2	0	SRC	SRC Spread Spectrum Enable 0 = Spread Off, 1 = Spread On
1	1	Reserved	Reserved
0	0	Reserved	Reserved

Table 4D. Byte 3:Control Register 3

Bit	@Pup	Name	Description
7	1	Reserved	Reserved
6	0	Reserved	Reserved
5	1	Reserved	Reserved
4	0	Reserved	Reserved
3	1	Reserved	Reserved
2	1	Reserved	Reserved
1	1	Reserved	Reserved
0	1	Reserved	Reserved

NOTE: Pup denotes Power-up.

Table 4E. Byte 4: Control Register 4

Bit	@Pup	Name	Description
7	0	Reserved	Reserved
6	0	Reserved	Reserved
5	0	Reserved	Reserved
4	0	Reserved	Reserved
3	0	Reserved	Reserved
2	0	Reserved	Reserved
1	0	Reserved	Reserved
0	1	Reserved	Reserved

Table 4F. Byte 5: Control Register 5

Bit	@Pup	Name	Description
7	0	Reserved	Reserved
6	0	Reserved	Reserved
5	0	Reserved	Reserved
4	0	Reserved	Reserved
3	0	Reserved	Reserved
2	0	Reserved	Reserved
1	0	Reserved	Reserved
0	0	Reserved	Reserved

Table 4G. Byte 6: Control Register 6

Bit	@Pup	Name	Description
7	0	TEST_SEL	REF/N or Hi-Z Select 0 = Hi-Z, 1 = REF/N
6	0	TEST_MODE	TEST Clock Mode Entry Control 0 = Normal Operation, 1 = REF/N or Hi-Z Mode
5	0	Reserved	Reserved
4	1	Reserved	Reserved
3	0	Reserved	Reserved
2	0	Reserved	Reserved
1	1	Reserved	Reserved
0	1	Reserved	Reserved

Table 4H. Byte 7: Control Register 7

Bit	@Pup	Name	Description
7	0		Revision Code Bit 3
6	0		Revision Code Bit 2
5	0		Revision Code Bit 1
4	0		Revision Code Bit 0
3	0		Vendor ID Bit 3
2	0		Vendor ID Bit 2
1	0		Vendor ID Bit 1
0	1		Vendor ID Bit 0

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V_{DD}	4.6V
Inputs, V_I XTAL_IN Other Inputs	0V to V_{DD} -0.5V to $V_{DD} + 0.5V$
Outputs, V_O	-0.5V to $V_{DD} + 0.5V$
Package Thermal Impedance, θ_{JA}	77.5°C/W (0 mps)
Storage Temperature, T_{STG}	-65°C to 150°C

DC Electrical Characteristics

Table 5A. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40^\circ C$ to $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Core Supply Voltage		3.135	3.3	3.465	V
V_{DDA}	Analog Supply Voltage		$V_{DD} - 0.21$	3.3	V_{DD}	V
I_{DD}	Power Supply Current				80	mA
I_{DDA}	Analog Supply Current				21	mA

Table 5B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40^\circ C$ to $85^\circ C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{IH}	Input High Voltage		2.2			V
V_{IL}	Input Low Voltage				1.0	V
I_{IH}	Input High Current	$SDATA, SCLK$	$V_{DD} = V_{IN} = 3.465V$		10	μA
I_{IL}	Input Low Current	$SDATA, SCLK$	$V_{DD} = 3.465V, V_{IN} = 0V$	-150		μA

AC Electrical Characteristics

Table 6. AC Characteristics, $V_{DD} = 3.3V \pm 5\%$, $T_A = -40^\circ\text{C}$ to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f_{ref}	Frequency			25		MHz
SCLK	SCLK Frequency				400	kHz
Frequency Tolerance; NOTE 1	XTAL				50	ppm
	External Reference				0	ppm
odc	SRCT/SRCC Output Duty Cycle; NOTE 2, 3		47		53	%
tsk(o)	SRCT/C to SRCT/C Output Clock Skew; NOTE 2, 3				70	ps
t _{PERIOD}	Average Period; NOTE 4		9.9970		10.0533	ns
$\text{f}_{\text{jitter}}(\text{cc})$	SRCT/C Cycle-to-Cycle Jitter; NOTE 2, 3				35	ps
$\text{f}_{\text{jitter}}(\text{per})$	Period Jitter, RMS; NOTE 2, 3, 5			2.24	3	ps
t_R / t_F	SRCT/SRCC Rise/Fall Time; NOTE 6		150		700	ps
t_{RFM}	Rise/Fall Time Matching; NOTE 7				20	%
t_{DC}	XTAL_IN Duty Cycle; NOTE 8		47.5		52.5	%
$\Delta t_R / t_F$	Rise/Fall Time Variation				145	ps
V_{HIGH}	Voltage High		520		875	mV
V_{LOW}	Voltage Low		-150			mV
V_{CROSS}	Absolute Crossing Voltage		250		550	mV
ΔV_{CROSS}	Total Variation of V_{CROSS} over all edges				140	mV
V_{OX}	Output Crossover Voltage	@ 0.7V Swing	250		550	mV
V_{OVS}	Maximum Overshoot Voltage				$V_{HIGH} + 0.3$	V
V_{UDS}	Minimum Undershoot Voltage		-0.3			V
V_{RB}	Ring Back Voltage				0.2	V

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 Ifpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: With recommended crystal.

NOTE 2: Measured at crossing point V_{OX} .

NOTE 3: Measured using a 50Ω to GND termination.

NOTE 4: Measured at crossing point V_{OX} at 100MHz.


NOTE 5: If using the RMS period jitter to calculate peak-to-peak jitter, then use the typical RMS period jitter specification times the RMS multiplier. For example, for a bit error rate of 10E-12, the peak-to-peak jitter would be $2.24\text{ps} \times 14 = 31.36\text{ps}$.

NOTE 6: Measured from $V_{OL} = 0.175\text{V}$ to $V_{OH} = 0.525\text{V}$.


NOTE 7: Determined as a fraction of $2*(t_R - t_F) / (t_R + t_F)$.

NOTE 8: The device will operate reliably with input duty cycles up to 30/70% but the REF clock duty cycle will not be within specification.


Parameter Measurement Information




3.3V HCSL Output Load AC Test Circuit




Cycle-to-Cycle Jitter




Period Jitter



Output Skew



Output Duty Cycle/Pulse Width/Period



HCSL Output Rise/Fall Time

Applications Information

Recommendations for Unused Input and Output Pins

Inputs:

LVC MOS Control Pins

All control pins have internal pullups; additional resistance is not required but can be added for additional protection. A $1\text{k}\Omega$ resistor can be used.

Outputs:

Differential Outputs

All unused differential outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

Table 7. Recommended Crystal Specifications

Symbol	Parameter	Value
	Crystal Cut	Fundamental at Cut
	Resonance	Parallel Resonance
C_L	Load Capacitance	18pF
C_O	Shunt Capacitance	$5\text{pF} - 7\text{pF}$
ESR	Equivalent Series Resistance	$20\Omega - 50\Omega$

Output Driver Current

The 841S04 outputs are HCSL current drive with the current being set with a resistor from I_{REF} to ground. For a 50Ω P.C. board trace, the drive current would typically be set with a R_{REF} of 475Ω which produces an I_{REF} of 2.32mA . The I_{REF} is multiplied by a current mirror to an output drive of $6*2.32\text{mA}$ or 13.92mA . See *Figure 1* for current mirror and output drive details.




Figure 1. HCSL Current Mirror and Output Drive

Recommended Termination

Figure 2A is the recommended source termination for applications where the driver and receiver will be on a separate PCBs. This termination is the standard for PCI Express™ and HCSL output

types. All traces should be 50Ω impedance single-ended or 100Ω differential.




Figure 2A. Recommended Source Termination (where the driver and receiver will be on separate PCBs)

Figure 2B is the recommended termination for applications where a point-to-point connection can be used. A point-to-point connection contains both the driver and the receiver on the same PCB. With a matched termination at the receiver, transmission-line reflections will

be minimized. In addition, a series resistor (Rs) at the driver offers flexibility and can help dampen unwanted reflections. The optional resistor can range from 0Ω to 33Ω . All traces should be 50Ω impedance single-ended or 100Ω differential.




Figure 2B. Recommended Termination (where a point-to-point connection can be used)

Schematic Layout

Figure 3 shows an example of 841S04 application schematic. In this example, the device is operated at $V_{DD} = 3.3V$. The 18pF parallel resonant 25MHz crystal is used. The load capacitance $C1 = 18pF$ and $C2 = 18pF$ is recommended for frequency accuracy. Depending on the parasitic of the printed circuit board layout, these values might require a slight adjustment for optimize the frequency accuracy. Crystals with other load capacitance specifications can be used. This will required adjusting $C1$ and $C2$. For this device, the crystal load capacitors are required for proper operation.

As with any high speed analog circuitry, the power supply pins are vulnerable to noise. To achieve optimum jitter performance, power supply isolation is required. The 841S04 provides separate power supplies to isolate noise from coupling into the internal PLL.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1uF capacitor in each power pin filter should be placed on the device side of the PCB and the other components can be placed on the opposite side.




Figure 3. 841S04 Application Schematic

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supply frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally,

good general design practices for power plane voltage stability suggests adding bulk capacitances in the local area of all devices.

The schematic example focuses on functional connections and is not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure the logic control inputs are properly set.

Power Considerations

This section provides information on power dissipation and junction temperature for the 841S04. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 841S04 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{DD} = 3.3V + 5\% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

The maximum current at 85°C is as follows:

$$I_{DD_MAX} = 77\text{mA}$$

$$I_{DDA_MAX} = 20\text{mA}$$

- Power (core)_{MAX} = $V_{DD_MAX} * (I_{DD_MAX} + I_{DDA_MAX}) = 3.465V * (77\text{mA} + 20\text{mA}) = 336.105\text{mW}$
- Power (outputs)_{MAX} = **44.5mW/Loaded Output pair**
If all outputs are loaded, the total power is $4 * 44.5\text{mW} = 178\text{mW}$

$$\text{Total Power}_{-MAX} = 336.105\text{mW} + 178\text{mW} = \mathbf{514.105\text{mW}}$$

2. Junction Temperature.

Junction temperature, T_j , is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, T_j , to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for T_j is as follows: $T_j = \theta_{JA} * P_{d_total} + T_A$

T_j = Junction Temperature

θ_{JA} = Junction-to-Ambient Thermal Resistance

P_{d_total} = Total Device Power Dissipation (example calculation is in section 1 above)

T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 77.5°C/W per Table 8 below.

Therefore, T_j for an ambient temperature of 85°C with all outputs switching is:

$$85^\circ\text{C} + 0.514\text{W} * 77.5^\circ\text{C/W} = 124.8^\circ\text{C}. \text{ This is below the limit of } 125^\circ\text{C.}$$

This calculation is only an example. T_j will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 8. Thermal Resistance θ_{JA} for 24 Lead TSSOP, Forced Convection

θ_{JA} vs. Air Flow			
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	77.5°C/W	73.2°C/W	71.0°C/W

3. Calculations and Equations.

The purpose of this section is to calculate power dissipation on the IC per HCSL output pair.

HCSL output driver circuit and termination are shown in *Figure 4*.




Figure 4. HCSL Driver Circuit and Termination

HCSL is a current steering output which sources a maximum of 17mA of current per output. To calculate worst case on-chip power dissipation, use the following equations which assume a 50Ω load to ground.

The highest power dissipation occurs when V_{DD_MAX} .

$$\begin{aligned}
 \text{Power} &= (V_{DD_MAX} - V_{OUT}) * I_{OUT}, \\
 \text{since } V_{OUT} &= I_{OUT} * R_L \\
 &= (V_{DD_MAX} - I_{OUT} * R_L) * I_{OUT} \\
 &= (3.465V - 17\text{mA} * 50\Omega) * 17\text{mA}
 \end{aligned}$$

Total Power Dissipation per output pair = **44.5mW**

Reliability Information

Table 8. θ_{JA} vs. Air Flow Table for a 24 Lead TSSOP

θ_{JA} vs. Air Flow			
Meters per Second	0	1	2.5
Multi-Layer PCB, JEDEC Standard Test Boards	77.5°C/W	73.2°C/W	71.0°C/W

Transistor Count

The transistor count for 841S04 is: 1874

Package Outline and Package Dimensions

Package Outline - G Suffix for 24 Lead TSSOP




Table 10. Package Dimensions

All Dimensions in Millimeters		
Symbol	Minimum	Maximum
N	24	
A		1.20
A1	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
c	0.09	0.20
D	7.70	7.90
E	6.40 Basic	
E1	4.30	4.50
e	0.65 Basic	
L	0.45	0.75
alpha	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153

Ordering Information

Table 11. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
841S04CGILF	ICS841S04CGIL	"Lead-Free" 24 Lead TSSOP	Tube	-40°C to 85°C
841S04CGILFT	ICS841S04CGIL	"Lead-Free" 24 Lead TSSOP	Tape & Reel	-40°C to 85°C

Revision History Sheet

Rev	Table	Page	Description of Change	Date
A	T11	11 15	Schematic Layout - updated text. Ordering Information Table - added non-lead-free information.	2/1/11
A	T11	15	Removed leaded orderable parts from Ordering Information table	11/14/12
B			Updated datasheet header/footer. Deleted "ICS" prefix and "I" suffix from part number.	5/24/16
C		1	Features section, corrected last bullet.	7/15/16

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Disclaimer Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.